IP Library Granted Patent US 7,589,989
Granted Patent B2
US 7,589,989 · App. 11/552,441 · Granted Sep 15, 2009

Method for protecting memory cells during programming

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,589,989
App. No.
11/552,441
Granted
Sep 15, 2009
Kind
B2
Abstract

Improved circuitry and methods operate to protect the memory cells from potentially damaging electrical energy that can be imposed during programming of the memory cells. Additionally, the improved circuitry and methods operate to detect when programming of the memory cells has been achieved. The improved circuitry and methods are particularly useful for programming non-volatile memory cells. In one embodiment, the memory device pertains to a semiconductor memory product, such as a semiconductor memory chip or a portable memory card.

Claims (30)

1. A method for programming a memory device, said method comprising:

activating programming of a non-volatile memory element;

limiting a program current being used to program the non-volatile memory element so as to not exceed a maximum current; and

deactivating the programming of the non-volatile memory element when the program current reaches a predetermined level, the predetermined level being less than the maximum current,

wherein said limiting comprises (i) determining whether the program current being used to program the non-volatile memory element exceeds a maximum current; and (ii) limiting the program current to the maximum current when said determining (i) determines that the program current exceeds the maximum current.

2. A method as recited in claim 1 , wherein the non-volatile memory element is within a memory array of non-volatile memory elements.

3. A method as recited in claim 2 , wherein the non-volatile memory element is a diode-based memory element.

4. A method as recited in claim 1 , wherein the non-volatile memory element is a two-terminal memory element.

5. A method as recited in claim 1 , wherein said deactivating comprises:

determining whether the program current used to program the non-volatile memory element has reached the predetermined level; and

deactivating the programming of the non-volatile memory element when said determining determines that the program current has reached the predetermined level.

6. A method for programming a non-volatile memory element in an array of memory elements, said method comprising:

coupling a program current to the non-volatile memory element to program the non-volatile memory element;

monitoring program current flowing through the non-volatile memory element; and

limiting current flowing through the non-volatile memory element to a current limit level, the current limit level being set higher than the program current, said limiting includes at least

determining whether the program current flowing through the non-volatile memory element exceeds a maximum current; and

limiting the program current to the maximum current when said determining determines that the program current exceeds the maximum current.

7. A method as recited in claim 6 , wherein the non-volatile memory element is a diode-based memory element.

8. A method as recited in claim 6 , wherein the non-volatile memory element is a two-terminal memory element.

9. A method as recited in claim 6 , wherein the non-volatile memory element is a memory cell within a plurality of layers of memory cells stacked vertically above one another.

10. A method as recited in claim 6 , wherein said deactivating comprises:

determining whether the program current following through the non-volatile memory element has reached the predetermined level; and

deactivating the programming of the non-volatile memory element when said determining determines that the program current has reached the predetermined level.

11. A method as recited in claim 6 , wherein the non-volatile memory element is a memory cell within a plurality of layers of memory cells stacked vertically above one another.

12. A method as recited in claim 9 , wherein the non-volatile memory element is within a memory array of non-volatile memory elements.

13. A method as recited in claim 12 , wherein the non-volatile memory element is a diode-based memory element.

14. A method as recited in claim 9 , wherein the non-volatile memory element is a two-terminal memory element.

15. A method as recited in claim 9 , wherein said limiting comprises:

determining whether the program current flowing through the non-volatile memory element exceeds a maximum current; and

limiting the program current to the maximum current when said determining determines that the program current exceeds the maximum current.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2021
From: SANDISK TECHNOLOGIES LLC
To: WODEN TECHNOLOGIES INC.
Reel/Frame 058871/0928 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0472 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 25, 2016
From: SANDISK 3D LLC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038520/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: SANDISK 3D LLC.
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038300/0665 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2007
From: FASOLI, LUCA G.; THORP, TYLER
To: SANDISK 3D LLC
Reel/Frame 018792/0860 →