IP Library Granted Patent US 7,440,323
Granted Patent B2
US 7,440,323 · App. 11/555,850 · Granted Oct 21, 2008

Reducing program disturb in non-volatile memory using multiple boosting modes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,440,323
App. No.
11/555,850
Granted
Oct 21, 2008
Kind
B2
Abstract

A method for operating a non-volatile storage system which reduces program disturb. Multiple boosting modes are implemented while programming non-volatile storage. For example, self-boosting, local self-boosting, erased area self-boosting and revised erased area self-boosting may be used. One or more switching criteria are used to determine when to switch to a different boosting mode. The boosting mode may be used to prevent program disturb in unselected NAND strings while storage elements are being programmed in selected NAND strings. By switching boosting modes, an optimal boosting mode can be used as conditions change. The boosting mode can be switched based on various criteria such as program pulse number, program pulse amplitude, program pass number, the position of a selected word line, whether coarse or fine programming is used, whether a storage element reaches a program condition and/or a number of program cycles of the non-volatile storage device.

Claims (40)

1. A method for operating non-volatile storage which includes a set of non-volatile storage elements which is provided in a plurality of NAND strings and which communicates with a plurality of word lines, comprising:

determining a set of voltages to be applied to unselected word lines of the plurality of word lines based on which boosting mode of multiple available boosting modes is currently selected by a control circuit; and

programming the set of non-volatile storage elements, including applying the set of voltages to the unselected word lines, the set of voltages boosts channel regions associated with unselected NAND strings of the plurality of NAND strings, and applying a program voltage to a selected word line of the plurality of word lines while the channel regions are boosted.

2. The method of claim 1 , wherein:

the set of non-volatile storage elements is programmed word line-by-word line, and the multiple available boosting modes are different for different selected word lines so that different sets of voltages are applied to unselected word lines of the plurality of word lines when the different selected word lines are programmed.

3. The method of claim 1 , wherein:

the currently selected boosting mode is selected based on a position of the selected word line among the plurality of word lines.

4. A method for operating non-volatile storage, comprising:

programming at least one storage element in a set of non-volatile storage elements, the set of non-volatile storage elements communicates with a plurality of word lines, the programming comprises applying a pulse train to a selected word line of the plurality of word lines which communicates with the at least one storage element; and

implementing a first boosting mode for unselected non-volatile storage elements in the set of non-volatile storage elements when a first subset of program pulses in the pulse train is applied to the selected word line, and switching from implementing the first boosting mode to implementing a second boosting mode for the unselected non-volatile storage elements when a second subset of program pulses in the pulse train is applied to the selected word line.

5. The method of claim 4 , wherein:

the switching occurs based on when a program pulse of a specified amplitude in the pulse train is applied to the selected word line.

6. The method of claim 4 , wherein:

the switching occurs based on when a specified number of program pulses in the pulse train have been applied to the selected word line.

7. The method of claim 4 , wherein:

the switching occurs based on a position of the selected word line among the plurality of word lines.

8. The method of claim 4 , wherein:

the implementing of the first boosting mode comprises applying a first set of voltages to unselected word lines of the plurality of word lines which are in communication with the unselected non-volatile storage elements, and the implementing of the second boosting mode comprises applying a second set of voltages to the unselected word lines, the first set of voltages varying from the second set of voltages, at least in part.

9. The method of claim 8 , wherein:

the voltages in the second set are elevated relative to the voltages in the first set, at least in part.

10. The method of claim 4 , wherein:

the set of non-volatile storage elements is provided in a plurality of NAND strings, including a selected NAND string in which the at least one storage element is provided, and an unselected NAND string, the first and second boosting modes boost a channel of the unselected NAND string.

11. The method of claim 10 , wherein:

the implementing of the first boosting mode comprises boosting the channel without isolating a portion of the channel on a source-side of the selected word line from a portion of the channel on a drain-side of the selected word line; and

the implementing of the second boosting mode comprises isolating the portion of the channel on the source-side of the selected word line from the portion of the channel on the drain-side of the selected word line.

12. The method of claim 10 , wherein:

the implementing of the first boosting mode comprises boosting the channel without isolating a portion of the channel on a programmed side of the selected word line from a portion of the channel on an erased side of the selected word line; and

the implementing of the second boosting mode comprises isolating the portion of the channel on the programmed side of the selected word line from the portion of the channel on the erased side of the selected word line.

13. The method of claim 4 , further comprising:

switching from implementing the first boosting mode to implementing the second boosting mode based on when at least one other storage element in the set of non-volatile storage elements reaches a specified programming condition, the at least one other storage element is programmed in said programming step.

14. The method of claim 1 , wherein:

the currently selected boosting mode is selected based on a number of programming cycles experienced by the set of non-volatile storage elements.

15. The method of claim 1 , wherein:

the programming includes at least first and second passes, and the currently selected boosting mode is selected based on whether the first or second pass is currently implemented.

16. The method of claim 1 , wherein:

the programming includes a coarse programming phase followed by a fine programming phase, and the currently selected boosting mode is selected based on whether the coarse or fine programming phase is currently implemented.

17. The method of claim 1 , wherein:

the multiple available boosting modes include a first boosting mode which boosts the channel regions without isolating portions of the channel regions on a source-side of the selected word line from portions of the channel regions on a drain-side of the selected word line, and a second boosting mode which isolates portions of the channel regions on the source-side of the selected word line from portions of the channel regions on the drain-side of the selected word line.

18. The method of claim 1 , wherein:

the multiple available boosting modes include a first boosting mode which boosts the channel regions without isolating portions of the channel regions on a programmed side of the selected word line from portions of the channel regions on an erased side of the selected word line, and a second boosting mode which isolates portions of the channel regions on the programmed side of the selected word line from portions of the channel regions on the erased side of the selected word line.

Assignments (6)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2011
From: SANDISK CORPORATION
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 026226/0447 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2006
From: LUTZE, JEFFREY W.; DONG, YINGDA
To: SANDISK CORPORATION
Reel/Frame 018518/0165 →