IP Library Granted Patent US 7,830,020
Granted Patent B2
US 7,830,020 · App. 11/766,787 · Granted Nov 9, 2010

Integrated circuit package system employing device stacking

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,830,020
App. No.
11/766,787
Granted
Nov 9, 2010
Kind
B2
Abstract

An integrated circuit package system that includes: providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system; stacking a first device, a second device, and a third device between and over the electrical interconnect system; connecting the first device and the second device to the inner lead-finger system; and connecting the third device to the outer lead-finger system.

Claims (43)

1. A method of manufacture of an integrated circuit package system comprising:

providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system;

stacking a first device, a second device, and a third device between and over the electrical interconnect system;

connecting the first device and the second device to the inner lead-finger system; and

connecting the third device to the outer lead-finger system wherein the first device is directly connected to the inner lead-finger system by wire bonding, the second device is directly connected to the inner lead-finger system by bump bonding a flip-chip device, and the third device is directly connected to the outer lead-finger system by wire bonding.

2. The method as claimed in claim 1 wherein:

providing the electrical interconnect system includes half etching or stamping the electrical interconnect system to form the inner lead-finger system.

3. The method as claimed in claim 1 further comprising:

exposing a first device backside to an external environment.

4. A method of manufacture of an integrated circuit package system comprising:

providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system over a support medium;

attaching a first device to the support medium within an opening defined by the inner lead-finger system;

connecting the first device to the inner lead-finger system;

connecting a second device to the inner lead-finger system;

attaching a third device to the second device;

connecting the third device to the outer lead-finger system wherein the first device is directly connected to the inner lead-finger system by wire bonding, the second device is directly connected to the inner lead-finger system by bump bonding a flip-chip device, and the third device is directly connected to the outer lead-finger system by wire bonding;

removing the support medium; and

encapsulating the integrated circuit package system.

5. The method as claimed in claim 4 wherein:

providing the electrical interconnect system includes providing the inner lead-finger system with a wire bond contact and a bump contact.

6. The method as claimed in claim 4 wherein:

providing the electrical interconnect system includes providing the inner lead-finger system with a bump contact formed by a mesa and a groove.

7. The method as claimed in claim 4 further comprising:

forming an inter-device structure between the third device and the second device.

8. An integrated circuit package system comprising:

an electrical interconnect system including an inner lead-finger system and an outer lead-finger system;

a first device, a second device, and a third device between and over the electrical interconnect system;

the first device and the second device electrically connected to the inner lead-finger system; and

the third device electrically connected to the outer lead-finger system wherein the first device is directly connected to the inner lead-finger system by a wire bond, the second device is directly connected to the inner lead-finger system by a solder bump, and the third device is directly connected to the outer lead-finger system by a wire bond.

9. The system as claimed in claim 8 wherein:

the second device is a flip-chip device.

10. The system as claimed in claim 8 wherein:

the inner lead-finger system has a portion removed within the thickness direction.

11. The system as claimed in claim 8 wherein:

the first device includes a first device backside exposed to an external environment.

12. The system as claimed in claim 8 wherein:

the inner lead-finger system includes a wire bond contact and a bump contact.

13. The system as claimed in claim 8 wherein:

the inner lead-finger system includes a bump contact formed by a mesa and a groove.

14. The system as claimed in claim 8 wherein:

the first device is within an opening in the electrical interconnect system.

15. The system as claimed in claim 8 further comprising:

an inter-device structure between the third device and the second device.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052924/0007 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2007
From: DAHILIG, FREDERICK RODRIGUEZ; ALVAREZ, SHEILA MARIE L.; DIMAANO, ANTONIO B., JR.; MERILO, DIOSCORO A.
To: STATS CHIPPAC LTD.
Reel/Frame 019467/0391 →