IP Library Granted Patent US 7,919,848
Granted Patent B2
US 7,919,848 · App. 11/833,898 · Granted Apr 5, 2011

Integrated circuit package system with multiple devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,919,848
App. No.
11/833,898
Granted
Apr 5, 2011
Kind
B2
Abstract

An integrated circuit package system includes: forming a die-attach paddle, an outer interconnect, and an inner interconnect toward the die-attach paddle beyond the outer interconnect; mounting an integrated circuit device over the die-attach paddle; connecting the integrated circuit device to the inner interconnect and the outer interconnect; encapsulating the integrated circuit device over the die-attach paddle; attaching an external interconnect under the outer interconnect; and attaching a circuit device under the die-attach paddle and extended laterally beyond opposite sides of the die-attach paddle.

Claims (56)

1. A method of manufacture of an integrated circuit package system comprising:

forming a die-attach paddle;

forming an outer interconnect adjacent to the die attach paddle;

forming an inner interconnect extended toward the die-attach paddle more than the outer interconnect;

mounting an integrated circuit device over the die-attach paddle;

connecting the integrated circuit device to the inner interconnect and the outer interconnect;

encapsulating a portion of the outer interconnect and the integrated circuit device over the die-attach paddle;

attaching an external interconnect under the outer interconnect; and

attaching a non-encapsulated single circuit device being centrally mounted under the die-attach paddle and being extended laterally beyond opposite sides of the die-attach paddle.

2. The method as claimed in claim 1 wherein connecting the integrated circuit device includes connecting the integrated circuit device and the die-attach paddle.

3. The method as claimed in claim 1 wherein attaching the single circuit device under the die-attach paddle includes connecting the circuit device and the inner interconnect.

4. The method as claimed in claim 1 wherein:

forming the die-attach paddle includes:

forming the die-attach paddle having a recess; and

mounting the integrated circuit device over the die-attach paddle includes:

mounting the integrated circuit device within the recess.

5. The method as claimed in claim 1 wherein forming the die-attach paddle includes forming an innermost interconnect located toward the die-attach paddle beyond the inner interconnect.

6. A method of manufacture of an integrated circuit package system comprising:

forming a die-attach paddle;

forming an outer interconnect adjacent to the die attach paddle;

forming an inner interconnect extended toward the die-attach paddle more than the outer interconnect;

mounting an integrated circuit device over the die-attach paddle;

connecting the integrated circuit device to the inner interconnect and the outer interconnect;

encapsulating a portion of the outer interconnect and the integrated circuit device over the die-attach paddle;

attaching an external interconnect under the outer interconnect; and

attaching a non-encapsulated single circuit device having a bump, the circuit device being centrally mounted under the die-attach paddle and being extended laterally beyond opposite sides of the die-attach paddle with the bump connected to the inner interconnect.

7. The method as claimed in claim 6 wherein attaching the single circuit device includes attaching a flip chip.

8. The method as claimed in claim 6 wherein attaching the single circuit device includes attaching a packaged integrated circuit device.

9. The method as claimed in claim 6 wherein attaching the integrated circuit device includes attaching an integrated circuit die.

10. The method as claimed in claim 6 wherein:

attaching the external interconnect includes:

attaching a solder ball having an interconnect height from the outer interconnect; and

attaching the circuit device having the bump includes:

attaching the single circuit device having a device height from the outer interconnect with the interconnect height extended beyond the device height from the outer interconnect.

11. An integrated circuit package system comprising:

a die-attach paddle;

an outer interconnect adjacent to the die-attach paddle;

an inner interconnect extended toward the die-attach paddle more than the outer interconnect;

an integrated circuit device over the die-attach paddle and connected to the inner interconnect and the outer interconnect;

a package encapsulation on a portion of the outer interconnect and over the integrated circuit device and the die-attach paddle;

an external interconnect attached under the outer interconnect; and

a non-encapsulated single circuit device being centrally mounted under the die-attach paddle and being extended laterally beyond opposite sides of the die-attach paddle.

12. The system as claimed in claim 11 wherein the integrated circuit device is connected with the die-attach paddle.

13. The system as claimed in claim 11 wherein the single circuit device under the die-attach paddle includes the single circuit device connected with the inner interconnect.

14. The system as claimed in of claim 11 wherein:

the die-attach paddle includes a recess; and

the integrated circuit device over the die-attach paddle includes:

the integrated circuit device within the recess.

15. The system as claimed in claim 11 further comprising an innermost interconnect located toward the die-attach paddle beyond the inner interconnect.

16. The system as claimed in claim 11 wherein the single circuit device includes a bump and is connected with the inner interconnect.

17. The system as claimed in claim 16 wherein the integrated circuit device includes a flip chip.

18. The system as claimed in claim 16 wherein the single circuit device includes a packaged integrated circuit device.

19. The system as claimed in claim 16 wherein the integrated circuit device includes an integrated circuit die.

20. The system as claimed in claim 16 wherein:

the external interconnect includes a solder ball having an interconnect height from the outer interconnect; and

the single circuit device having the bump includes the single circuit device having a device height from the outer interconnect with the interconnect height extended beyond the device height from the outer interconnect.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME. Recorded Sep 22, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065015/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 14, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064962/0123 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292) Recorded Aug 30, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE.LTE.
Reel/Frame 064783/0896 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052924/0007 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0292 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2007
From: CAMACHO, ZIGMUND RAMIREZ; BATHAN, HENRY DESCALZO; ADVINCULA, ABELARDO JR HADAP; TAY, LIONEL CHIEN HUI
To: STATS CHIPPAC LTD.
Reel/Frame 019646/0793 →