IP Library Granted Patent US 8,120,150
Granted Patent B2
US 8,120,150 · App. 11/857,402 · Granted Feb 21, 2012

Integrated circuit package system with dual connectivity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,120,150
App. No.
11/857,402
Granted
Feb 21, 2012
Kind
B2
Abstract

An integrated circuit package system includes: forming a die-attach paddle, a terminal pad, and an external interconnect with the external interconnect below the terminal pad; connecting an integrated circuit die with the terminal pad and the external interconnect; and forming an encapsulation, having a first side and a second side at an opposing side to the first side, surrounding the integrated circuit die with the terminal pad exposed at the first side and the external interconnect extending below the second side.

Claims (43)

1. A method for manufacturing an integrated circuit package system comprising:

forming a die-attach paddle, a terminal pad, and an external interconnect with the die-attach paddle having a recess completely bounded by a non-horizontal extent at an obtuse angle with a first paddle side and with the external interconnect below and isolated from the terminal pad;

connecting an integrated circuit die with the terminal pad and the external interconnect; and

forming an encapsulation, having a first side and a second side at an opposing side to the first side, surrounding the integrated circuit die with the terminal pad exposed at the first side and the external interconnect extending below the second side.

2. The method as claimed in claim 1 further comprising partial cutting the encapsulation adjacent to the terminal pad wherein the partial cutting includes partial sawing, isolation drilling, grinding, and etching.

3. The method as claimed in claim 1 further comprising partial cutting the encapsulation between the die-attach paddle and the terminal pad wherein the partial cutting includes partial sawing, isolation drilling, grinding, and etching.

4. The method as claimed in claim 1 wherein forming the die-attach paddle and the terminal pad includes forming the terminal pad integral with the die-attach paddle.

5. The method as claimed in claim 1 wherein forming the encapsulation includes exposing the die-attach paddle coplanar with the terminal pad.

6. A method for manufacturing an integrated circuit package system comprising:

forming a die-attach paddle, a terminal pad, and an external interconnect with the die-attach paddle having a recess completely bounded by a non-horizontal extent at an obtuse angle with a first paddle side and with the external interconnect below and isolated from the terminal pad;

mounting an integrated circuit die to the die-attach paddle;

connecting the integrated circuit die with the terminal pad and the external interconnect; and

forming a first encapsulation, having a first side and a second side at an opposing side to the first side, surrounding the integrated circuit die with the terminal pad exposed at the first side and the external interconnect extending below the second side.

7. The method as claimed in claim 6 wherein forming the terminal pad includes forming multiple rows of the terminal pads.

8. The method as claimed in claim 6 further comprising mounting an integrated circuit device over the terminal pad.

9. The method as claimed in claim 6 further comprising:

connecting an integrated circuit device to the terminal pad; and

forming a second encapsulation covering the integrated circuit device, the terminal pad, and the first encapsulation with the external interconnect partially exposed.

10. The method as claimed in claim 6 further comprising:

providing a carrier with an electrical connector attached thereunder;

connecting the external interconnect over the carrier;

connecting an integrated circuit device to the terminal pad; and

forming a second encapsulation covering the integrated circuit device, the terminal pad, the first encapsulation, and the external interconnect over the carrier.

11. An integrated circuit package system comprising:

a die-attach paddle having a recess completely bounded by a non-horizontal extent at an obtuse angle with a first paddle side;

a terminal pad adjacent with the die-attach paddle;

an external interconnect below and isolated from the terminal pad;

an integrated circuit die connected with the terminal pad and the external interconnect; and

an encapsulation, having a first side and a second side at an opposing side to the first side, surrounding the integrated circuit die with the terminal pad exposed at the first side and the external interconnect extending below the second side.

12. The system as claimed in claim 11 wherein the encapsulation includes a partial cut adjacent to the terminal pad.

13. The system as claimed in claim 11 wherein the encapsulation includes a partial cut between the die-attach paddle and the terminal pad.

14. The system as claimed in claim 11 wherein the die-attach paddle and the terminal pad are integral to each other.

15. The system as claimed in claim 11 wherein the die-attach paddle is exposed from the encapsulation and coplanar with the terminal pad.

16. The system as claimed in claim 11 wherein the integrated circuit die is mounted to the die-attach paddle.

17. The system as claimed in claim 16 wherein the terminal pad includes multiple rows of the terminal pads.

18. The system as claimed in claim 16 further comprising an integrated circuit device over the terminal pad.

19. The system as claimed in claim 16 further comprising:

an integrated circuit device connected to the terminal pad; and

a package encapsulation covering the integrated circuit device, the terminal pad, and the encapsulation with the external interconnect partially exposed.

20. The system as claimed in claim 16 further comprising:

a carrier having an electrical connector thereunder and the external interconnect mounted over the carrier;

an integrated circuit device connected to the terminal pad; and

a package encapsulation covering the integrated circuit device, the terminal pad, the encapsulation, and the external interconnect over the carrier.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0474 ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 8, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064842/0046 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38378 FRAME: 0280) Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0474 →
RELEASE OF SECURITY INTEREST Recorded Jun 9, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052879/0852 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0280 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2007
From: BADAKERE GOVINDAIAH, GURUPRASAD; CAMACHO, ZIGMUND RAMIREZ; PUNZALAN, JEFFREY D.; BATHAN, HENRY DESCALZO; TAY, LIONEL CHIEN HUI
To: STATS CHIPPAC LTD.
Reel/Frame 019844/0811 →