IP Library Granted Patent US 7,619,314
Granted Patent B2
US 7,619,314 · App. 11/869,738 · Granted Nov 17, 2009

Integrated circuit package system including die stacking

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,619,314
App. No.
11/869,738
Granted
Nov 17, 2009
Kind
B2
Abstract

An integrated circuit package system includes providing a leadframe, forming an aperture within the leadframe, mounting an integrated circuit package over or under the aperture, and mounting a die over the integrated circuit package with the die located within the aperture.

Claims (21)

1. An integrated circuit package system comprising:

providing a dual row leadframe;

forming an aperture within the leadframe;

mounting an integrated circuit package to the leadframe over or under the aperture; and

mounting a die over the integrated circuit package, the die located within the aperture.

2. The system as claimed in claim 1 wherein:

mounting the integrated circuit package includes mounting wire bond packages, flip-chip packages, or stacked die packages.

3. The system as claimed in claim 1 wherein:

mounting the integrated circuit package includes mounting quad-flat non-leaded packages, dual-side memory packages, or internal stacking module packages.

4. The system as claimed in claim 1 wherein:

mounting the die includes stacking wire bond die, flip chip die, stacked die or combinations thereof.

5. An integrated circuit package system comprising:

a dual row leadframe having an aperture provided therein;

an integrated circuit package mounted to the leadframe over or under the aperture; and

a die mounted over the integrated circuit package, the die located within the aperture.

6. The system as claimed in claim 5 wherein:

the integrated circuit package includes wire bond packages, flip-chip packages, or stacked die packages.

7. The system as claimed in claim 5 wherein:

the integrated circuit package includes quad-flat non-leaded packages, dual-side memory packages, or internal stacking module packages.

8. The system as claimed in claim 5 wherein:

the die includes wire bond die, flip chip die, stacked die or combinations thereof.

Assignments (4)
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →