IP Library Granted Patent US 7,482,203
Granted Patent B2
US 7,482,203 · App. 12/005,499 · Granted Jan 27, 2009

Stacked integrated circuit package-in-package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,482,203
App. No.
12/005,499
Granted
Jan 27, 2009
Kind
B2
Abstract

A stacked integrated circuit package-in-package system is provided forming a first device having a first integrated circuit package comprises forming a first substrate with a first integrated circuit thereon, electrically connecting first electrical interconnects between the first integrated circuit and a top side of the first substrate, encapsulating a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first substrate, and encapsulating a first bottom molding compound to cover the first integrated circuit and a bottom side the first substrate, and stacking a second device, having a second integrated circuit package, below the first device with a second top molding compound of the second device providing a space between the first device and the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in a similar manner to the first device.

Claims (86)

1. A stacked integrated circuit package-in-package system comprising:

forming a first device having a first integrated circuit package comprises:

forming a first substrate with a first integrated circuit thereon,

electrically connecting first electrical interconnects between the first integrated circuit and a top side of the first substrate,

encapsulating a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first substrate, and

encapsulating a first bottom molding compound to cover the first integrated circuit and a bottom side of the first substrate; and

stacking a second device, having a second integrated circuit package, below the first device with a second top molding compound of the second device providing a space between the first device and the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in a similar manner to the first device.

2. The system as claimed in claim 1 wherein stacking the second device comprises:

forming a package substrate with the second device thereon;

mounting a top substrate on the first top molding compound;

encapsulating a package molding compound to cover the first device, the second device, and the package substrate;

forming a recess in the package molding compound covering an outer portion of the top substrate and exposing the inner portion of the top substrate; and

mounting a packaged device on the top substrate.

3. The system as claimed in claim 1 wherein stacking the second device comprises:

forming a package substrate with the second device thereon;

mounting a top substrate on the first top molding compound;

encapsulating a package molding compound to cover the first device, the second device, and the package substrate;

forming a recess in the package molding compound covering an outer portion of the top substrate and exposing the inner portion of the top substrate; and

mounting an integrated circuit die on the top substrate.

4. The system as claimed in claim 1 wherein stacking the second device comprises:

forming a package substrate with the second device thereon;

mounting a top substrate on the first top molding compound;

encapsulating a package molding compound to cover the first device, the second device, and the package substrate;

forming a recess in the package molding compound covering an outer portion of the top substrate and exposing the inner portion of the top substrate;

mounting a passive device on the top substrate; and

mounting an integrated circuit die on the top substrate next to the passive device.

5. The system as claimed in claim 1 further comprising stacking a third device below the second device with the second bottom molding compound provides a space between the third device and the second device.

6. A stacked integrated circuit package-in-package system comprising:

forming a first device having a first integrated circuit package comprises:

forming a first substrate having a first opening,

mounting a first integrated circuit on the first substrate over the first opening, wherein a first active side of the first integrated circuit attaches to a first bottom side of the first substrate,

electrically connecting first opening electrical interconnects between the first active side and a first top side of the first substrate, wherein the first opening provides space for the first electrical interconnects,

encapsulating a first top molding compound to cover the first opening electrical interconnects, the first opening, and a portion of the first top side of the first substrate, and

encapsulating a first bottom molding compound to cover the first integrated circuit and a first bottom side of the first substrate;

stacking a second device, having a second integrated circuit package, below the first device with the first bottom molding compound and a second top molding compound of the second device providing a space between the first device and the second device, wherein the second device includes the second top molding compound and a second bottom molding compound similar to the first device;

mounting a package substrate with the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in similar manner to the first device;

electrically connecting a first electrical interconnects to a second top side of a second substrate of the second device; and

encapsulating a package molding compound to cover the first device, the second device, the first electrical interconnects and the package substrate.

7. The system as claimed in claim 6 wherein stacking the second device below the first device comprises forming a clearance for the first electrical interconnects.

8. The system as claimed in claim 6 further comprising stacking an integrated circuit die below the second device.

9. The system as claimed in claim 6 wherein connecting the first opening electrical interconnects comprises connecting bond wires.

10. The system as claimed in claim 6 wherein connecting the first electrical interconnects comprises connecting bond wires.

11. A stacked integrated circuit package-in-package system comprising:

a first device having a first integrated circuit package comprises:

a first substrate with a first integrated circuit thereon,

first electrical interconnects between the first integrated circuit and a top side of the first substrate,

a first top molding compound to cover the first electrical interconnects and a portion of the top side of the first, and

a first bottom molding compound to cover the first integrated circuit and a bottom side of the first substrate; and

a second device, having a second integrated circuit package, below the first device with a second top molding compound of the second device provided a space between the first device and the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in similar manner to the first device.

12. The system as claimed in claim 11 wherein the second device comprises:

a package substrate with the second device thereon;

a top substrate on the second top molding compound;

a package molding compound to cover the first device, the second device, and the package substrate;

a recess in the package molding compound with an outer portion of the top substrate covered and the inner portion of the top substrate exposed; and

a packaged device on the top substrate.

13. The system as claimed in claim 11 wherein the second device comprises:

a package substrate with the second device thereon;

a top substrate on the first top molding compound;

a package molding compound to cover the first device, the second device, and the package substrate;

a recess in the package molding compound with an outer portion of the top substrate covered and the inner portion of the top substrate exposed; and

an integrated circuit die on the top substrate.

14. The system as claimed in claim 11 wherein the second device comprises:

a package substrate with the second device thereon;

a top substrate on the first top molding compound;

a package molding compound to cover the first device, the second device, and the package substrate;

a recess in the package molding compound with an outer portion of the top substrate covered and the inner portion of the top substrate exposed;

a passive device on the top substrate; and

an integrated circuit die on the top substrate next to the passive device.

15. The system as claimed in claim 11 further comprising a third device below the second device with the second bottom molding compound provides a space between the third device and the second device.

16. The system as claimed in claim 11 wherein:

the first device having the first integrated circuit package includes:

the first substrate being a two layer substrate,

the first integrated circuit having a first non-active side of the first integrated circuit not attached to the first substrate,

the first opening electrical interconnects is connected to the first active side,

the first top molding compound to cover the first opening electrical interconnects and a portion of the top side of the first substrate over a portion of the first active side,

the first bottom molding compound to cover the first integrated circuit and the first substrate over a first non-active side of the first integrated circuit, and

the second device, having a second integrated circuit package, below the first device with the first bottom molding compound is attached with a first adhesive layer; and

further comprising:

a first opening in the first substrate, wherein the first integrated circuit on the first substrate is over the first opening, and the first opening provides space for the first opening electrical interconnects,

a package substrate with the second device, wherein the second device includes the second top molding compound and a second bottom molding compound in similar manner to the first device,

a first electrical interconnects to a second top side of a second substrate of the second device, and

a package molding compound to cover the first device, the second device, the first electrical interconnects and the package substrate.

17. The system as claimed in claim 16 wherein the second device below the first device has a clearance for the first electrical interconnects.

18. The system as claimed in claim 16 further comprising an integrated circuit die below the second device.

19. The system as claimed in claim 16 wherein the first opening electrical interconnects comprises bond wires.

20. The system as claimed in claim 16 wherein the first electrical interconnects comprises bond wires.

Assignments (4)
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →