IP Library Granted Patent US 7,816,788
Granted Patent B2
US 7,816,788 · App. 12/122,556 · Granted Oct 19, 2010

Structure, method and system for assessing bonding of electrodes in FCB packaging

Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,816,788
App. No.
12/122,556
Granted
Oct 19, 2010
Kind
B2
Abstract

Structures, methods, and systems for assessing bonding of electrodes in FCB packaging are disclosed. In one embodiment, a method comprises mounting a semiconductor chip with a plurality of first electrodes of a first shape to a mounted portion with a second electrode of a second shape, wherein the second shape is different from the first shape, bonding a respective on of the plurality of first electrodes and the second electrode using a first solder bump, generating an X-ray image of the first solder bump, and determining an acceptability of the bonding of the respective one of the plurality of first electrodes and the second electrode based on the X-ray image of the first solder bump.

Claims (26)

1. A semiconductor device manufacturing system comprising:

a solder bump bonding section for bonding a respective one of a plurality of first electrodes of a first shape formed on a bottom surface of a semiconductor chip to a second electrode of a second shape formed on a mounted portion using a first solder bump, wherein the first shape is different from the second shape;

an X-ray image pick-up section for generating an X-ray image of the first solder bump; and

a control unit for determining acceptability of the bonding based on the X-ray image.

2. The semiconductor device manufacturing system of claim 1 , wherein the bonding further comprises bonding a respective one of a plurality of third electrodes of a third shape formed on the mounted portion with a respective one of the plurality of first electrodes using a second solder bump, wherein the third shape is different from the second shape.

3. The semiconductor device manufacturing system according to claim 2 , wherein the generating the X-ray image further comprises generating an X-ray image of the second solder bump.

4. The semiconductor device manufacturing system according to claim 2 , wherein the second electrode is surrounded by the plurality of third electrodes.

5. The semiconductor device manufacturing system according to claim 1 , wherein the second shape protrudes at least partially from the first shape.

6. The semiconductor device manufacturing system according to claim 1 , wherein the mounted portion comprises an interposer.

7. The semiconductor device manufacturing system according to claim 1 , wherein the X-ray image pick-up section comprises an X-ray irradiation unit for irradiating X-rays to the semiconductor device and an X-ray receiving unit for processing the X-rays to generate an X-ray image.

8. The semiconductor device manufacturing system according to claim 7 , wherein the X-ray image is modified for determining the acceptability of the bonding.

9. The semiconductor device manufacturing system according to claim 1 , wherein the mounted portion comprises one of an interconnection substrate and a second semiconductor chip.

10. The semiconductor device manufacturing system according to claim 1 , wherein the second shape comprises a cross and the first shape and the third shape comprise a circle.

11. A semiconductor device manufacturing system comprising:

a means for bonding a respective one of a plurality of first electrodes of a first shape formed on a bottom surface of a semiconductor chip to a second electrode of a second shape formed on a mounted portion using a first solder bump, wherein the first shape is different from the second shape;

a means for generating an X-ray image of the first solder bump; and

a means for determining acceptability of the bonding based on the X-ray image.

12. The semiconductor device manufacturing system of claim 11 , wherein the bonding further comprises bonding a respective one of a plurality of third electrodes of a third shape formed on the mounted portion with a respective one of the plurality of first electrodes using a second solder bump, wherein the third shape is different from the second shape.

13. The semiconductor device manufacturing system according to claim 12 , wherein the generating the X-ray image further comprises generating an X-ray image of the second solder bump.

14. The semiconductor manufacturing system according to claim 12 , wherein the second electrode is surrounded by the plurality of third electrodes.

15. The semiconductor device manufacturing system according to claim 11 , wherein the second shape protrudes at least partially from the first shape.

16. The semiconductor device manufacturing system according to claim 11 , wherein the mounted portion comprises an interposer.

17. The semiconductor device manufacturing system according to claim 11 , wherein the means for generating an X-ray image comprises an X-ray irradiation unit for irradiating X-rays to the semiconductor device and an X-ray receiving unit for processing the X-rays to generate an X-ray image.

18. The semiconductor device manufacturing system according to claim 17 , wherein the X-ray image is modified for determining the acceptability of the bonding.

19. The semiconductor manufacturing system according to claim 11 , wherein the mounted portion comprises one of an interconnection substrate and a second semiconductor chip.

20. The semiconductor manufacturing system according to claim 11 , wherein the second shape comprises a cross and the first shape and the third shape comprise a circle.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036042/0212 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2008
From: KASAI, JUNICHI; TANAKA, JUNJI; MASUDA, NAOMI
To: SPANSION LLC
Reel/Frame 021431/0565 →
Priority Claims (1)
JP 2007-130143 · May 16, 2007 · national
Continuity (1)
Related Publication 20080303144A1 · Dec 11, 2008