IP Library Granted Patent US 7,932,130
Granted Patent B2
US 7,932,130 · App. 12/185,058 · Granted Apr 26, 2011

Method for forming an etched recess package on package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,932,130
App. No.
12/185,058
Granted
Apr 26, 2011
Kind
B2
Abstract

An integrated circuit package system includes: providing a die attach paddle with interconnection pads connected to a bottom surface of the die attach paddle; connecting a first device to the interconnection pads with a bond wire; connecting a lead to the interconnection pad or to the first device; encapsulating the first device and the die attach paddle with an encapsulation having a top surface; and etching the die attach paddle leaving a recess in the top surface of the encapsulation.

Claims (27)

1. A method for manufacturing an integrated circuit package system comprising:

providing a die attach paddle with interconnection pads connected to a bottom surface of the die attach paddle;

connecting a first device to the interconnection pads with a bond wire;

connecting a lead to one of the interconnection pads or to the first device, the lead is thinner than the die attach paddle and has a top planar surface or a bottom planar surface coplanar with a planar surface of the die attach paddle, and the bottom planar surface is above the level of the interconnection pads;

encapsulating the first device and the die attach paddle with an encapsulation having a top surface; and

removing the die attach paddle leaving a recess in the top surface of the encapsulation with the interconnection pad exposed in the bottom of the recess.

2. The method as claimed in claim 1 further comprising:

encapsulating the lead by the top surface of the encapsulation.

3. The method as claimed in claim 1 wherein:

encapsulating the first device and the die attach paddle with the encapsulation having the top surface includes forming the encapsulation with the lead exposed at the top surface; and

further comprising:

attaching a third device to the leads lead exposed from the top surface of the encapsulation.

4. The method as claimed in claim 1 wherein:

connecting the first device includes connecting a wire-bonded die or connecting a flip chip.

5. A method for manufacturing an integrated circuit package system comprising:

providing a die attach paddle with interconnection pads connected to a bottom surface of the die attach paddle;

connecting a first device to the interconnection pads with a bond wire;

connecting a second device to the interconnection pads with an interconnect;

connecting a lead to one of the interconnection pads or to the first device, the lead is thinner than the die attach paddle and has a top planar surface or a bottom planar surface coplanar with a planar surface of the die attach paddle, and the bottom planar surface is above the level of the interconnection pads;

encapsulating the first device and the die attach paddle with an encapsulation having a top surface; and

removing the die attach paddle leaving a recess in the top surface of the encapsulation with the interconnection pad exposed in the bottom of the recess.

6. The method as claimed in claim 5 wherein:

connecting the second device with the interconnect includes connecting the second device with metal connection pads or with solder balls.

7. The method as claimed in claim 5 wherein:

providing the die attach paddle with the interconnection pads includes providing interconnection pads that are coated or composed substantially of nickel, palladium, and gold.

8. The method as claimed in claim 5 wherein:

connecting the second device includes mounting the second device inside the recess on the top surface of the encapsulation.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME. Recorded Sep 22, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065015/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 14, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064962/0123 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292) Recorded Aug 30, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE.LTE.
Reel/Frame 064783/0896 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0292 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2008
From: CAMACHO, ZIGMUND RAMIREZ; BATHAN, HENRY DESCALZO; TAY, LIONEL CHIEN HUI; PISIGAN, JAIRUS LEGASPI
To: STATS CHIPPAC LTD.
Reel/Frame 021368/0163 →