IP Library Granted Patent US 7,840,900
Granted Patent B1
US 7,840,900 · App. 12/433,499 · Granted Nov 23, 2010

Replacing reset pin in buses while guaranteeing system recovery

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,840,900
App. No.
12/433,499
Granted
Nov 23, 2010
Kind
B1
Abstract

Systems and methods are disclosed that replace a separate reset pin in a bus with a reset command that guarantees a system recovery. The system comprises a host component circuitry residing on a first chip and a client component circuitry residing on a second, different chip. A bus connects the host component circuitry to the client component circuitry. The host component circuitry is configured to transfer an initial client value associated with a client component time period to the client component circuitry over the bus on a periodic time basis. The periodic time basis is dictated by a host component time period and the client component time period is greater than the host component time period. The client component circuitry is configured to initiate a reset procedure if the client component time period expires which indicates that the initial client value was not received at a next time on the periodic time basis dictated by the host component time period.

Claims (28)

1. A system providing a reset for system recovery, comprising:

a host component circuitry residing on a first chip;

a client component circuitry residing on a second, different chip; and

a bus connecting the host component circuitry to the client component circuitry;

wherein the host component circuitry is configured to transfer an initial client value associated with a client component time period to the client component circuitry over the bus on a periodic time basis dictated by a host component time period, and wherein the client component time period is greater than the host component time period,

wherein the client component circuitry is configured to initiate a reset procedure if the client component time period expires, thereby indicating that the initial client value was not received a next time on the periodic time basis dictated by the host component time period.

2. The system of claim 1 , wherein the client component circuitry further comprises a client lifetime counter configured to receive the initial client value and perform a count associated therewith, wherein a time to perform the count is equal to the client component time period.

3. The system of claim 2 , wherein the client lifetime counter is configured to decrement from a start count associated with the initial client value to a client end count, wherein a time to decrement from the start count to the end count is equal to the client component time period.

4. The system of claim 3 , wherein the client component circuitry further comprises a comparator configured to compare a count of the client lifetime counter to a reference value, wherein when the client lifetime counter reaches the end count, the comparator switches an output state thereof, thereby initiating the reset procedure.

5. The system of claim 4 , wherein the client component circuitry further comprises client logic configured to execute the reset procedure in the client component circuitry.

6. The system of claim 2 , wherein the host component circuitry further comprises a host lifetime counter configured to load an initial host value therein, wherein the initial host value is associated with the host component time period.

7. The system of claim 6 , wherein the host lifetime counter is configured to decrement from a start count associated with the initial host value to a host end count, wherein a time to decrement from the start count to the end count is equal to the host component time period.

8. The system of claim 7 , wherein the client lifetime counter and the host lifetime counter are decremented by a decrement value concurrently.

9. The system of claim 6 , wherein the host component circuitry is further configured to transfer the initial client value to the client component circuitry over the bus when the host lifetime counter reaches the host end count.

10. The system of claim 6 , wherein a power-on-reset is configured to generate a reset signal to the client lifetime counter independent of a command decoder during the client reset.

11. The system of claim 1 , wherein the reset procedure is initiated by the client component circuitry if a next initial client value is not transferred to the client component circuitry prior to an expiration of the client component time period.

12. A method of performing a reset for system recovery, comprising:

transferring an initial client value associated with a client component time period from a host component circuitry residing on a first chip to a client component circuitry residing on a second, different chip over a bus structure, wherein the transfer is performed on a periodic time basis dictated by a host component time period, wherein the client component time period is greater than the host component time period; and

initiating a reset procedure in the client component circuitry if a next initial client value is not transferred to the client component circuitry prior to an expiration of the client component time period.

13. The method of claim 12 , wherein the client component circuitry further comprises a client lifetime counter to receive the initial client value and performing a count associated therewith, wherein a time for performing the count is equal to the client component time period.

14. The method of claim 13 , wherein the client lifetime counter is configured decrementing from a start count associated with the initial client value to a client end count, wherein a time for decrementing from the start count to the end count is equal to the client component time period.

15. The method of claim 14 , wherein the client component circuitry further comprising a comparator configured to compare a count of the client lifetime counter to a reference value, wherein when the client lifetime counter reaches the end count, switching the output state of the comparator, thereby initiating the reset procedure.

16. The method of claim 15 , wherein the client component circuitry further comprising configuring client logic to execute the reset procedure in the client component circuitry.

17. The method of claim 13 , wherein the host component circuitry further comprises a host lifetime counter configured to load an initial host value therein, wherein the initial host value is associated with the host component time period.

18. The method of claim 17 , wherein the host lifetime counter is configured to decrement from a start count associated with the initial host value to a host end count, wherein a time to decrement from the start count to the end count is equal to the host component time period.

19. The method of claim 18 , wherein decrementing of the client lifetime counter by a decrement value and decrementing of the host lifetime counter by the decrement value occur concurrently.

20. The method of claim 17 , wherein the host component circuitry is further configured to transfer the initial client value to the client component circuitry over the bus when the host lifetime counter reaches the host end count.

21. The method of claim 17 , wherein a power-on-reset is configured to generate a reset signal to the client lifetime counter independent of a command decoder during the client reset.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2025
From: MONTEREY RESEARCH LLC
To: SOUTHFORK IP HOLDINGS LLC
Reel/Frame 071299/0161 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
SECURITY AGREEMENT Recorded Aug 23, 2012
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 028840/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2009
From: ROSNER, STEPHAN; HASAN, QAMRUL; ISAAC, ROGER DWAIN
To: SPANSION LLC
Reel/Frame 022953/0865 →