IP Library Granted Patent US 7,901,996
Granted Patent B2
US 7,901,996 · App. 12/484,131 · Granted Mar 8, 2011

Integrated circuit package system with interconnection support and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,901,996
App. No.
12/484,131
Granted
Mar 8, 2011
Kind
B2
Abstract

An integrated circuit package system with interconnect support is provided including providing an integrated circuit, forming an electrical interconnect on the integrated circuit, forming a contact pad having a chip support, and coupling the integrated circuit to the contact pad by the electrical interconnect, with the integrated circuit on the chip support.

Claims (34)

1. A method of manufacturing an integrated circuit package system with interconnect support comprising:

providing an integrated circuit;

forming an electrical interconnect on the integrated circuit;

forming a lead frame having a contact pad and a chip support; and

coupling the integrated circuit to the contact pad by the electrical interconnect, with the integrated circuit on the chip support.

2. The method as claimed in claim 1 further comprising forming an elevated paddle for supporting the integrated circuit.

3. The method as claimed in claim 1 further comprising:

forming a protuberance on the chip support; and

providing an epoxy molding compound for encapsulating the integrated circuit, the protuberance and the chip support.

4. A method of manufacturing an integrated circuit package system with interconnect support comprising:

providing an integrated circuit;

forming an electrical interconnect on the integrated circuit, includes forming solder balls, solder columns or stud bumps on the integrated circuit;

forming a lead frame having a contact pad and a chip support with the chip support under the integrated circuit; and

coupling the integrated circuit to the contact pad by the electrical interconnect, with the integrated circuit on the chip support, includes using a reflow process for lowering the integrated circuit onto the chip support.

5. The method as claimed in claim 4 further comprising forming an elevated paddle for supporting the integrated circuit includes forming a bend region between the contact pad and the elevated paddle.

6. The method as claimed in claim 4 further comprising:

forming a protuberance on the chip support includes forming a hemisphere, a cone or a pyramid on the chip support; and

providing an epoxy molding compound for encapsulating the integrated circuit, the protuberance and the chip support, includes encapsulating the electrical interconnects.

7. An integrated circuit package system with interconnect support comprising:

an integrated circuit;

an electrical interconnect formed on the integrated circuit;

a lead frame having a contact pad and a chip support; and

the integrated circuit coupled to the contact pad by the electrical interconnect, with the integrated circuit on the chip support.

8. The system as claimed in claim 7 further comprising an elevated paddle for supporting the integrated circuit.

9. The system as claimed in claim 7 further comprising:

a protuberance on the chip support; and

an epoxy molding compound for encapsulating the integrated circuit, the protuberance and the chip support.

10. The system as claimed in claim 7 in which the electrical interconnects include solder balls, solder columns or stud bumps.

11. The system as claimed in claim 10 further comprising an elevated paddle for supporting the integrated circuit includes a bend region between the contact pad and the elevated paddle.

12. The system as claimed in claim 10 further comprising:

a protuberance on the chip support includes a hemisphere, a cone or a pyramid on the chip support; and

an epoxy molding compound for encapsulating the integrated circuit, the protuberance and the chip support, includes the electrical interconnects encapsulated.

13. The system as claimed in claim 10 further comprising a fused lead, a tie bar, or a combination thereof with a protuberance on the structure for leveling the integrated circuit includes a contact area minimized between the protuberance and the integrated circuit.

14. The system as claimed in claim 10 further comprising a ring support elevated from a bend region, includes the bend region coupled to a tie bar.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 064783 FRAME 0896. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE CHANGE OF NAME. Recorded Sep 22, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065015/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 14, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064962/0123 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0292) Recorded Aug 30, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE.LTE.
Reel/Frame 064783/0896 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052924/0007 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0292 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →