IP Library Patent Application 12946841
Patent Application
App. No. 12/946,841

INTEGRATED CIRCUIT PACKAGING SYSTEM WITH DEVICE MOUNT AND METHOD OF MANUFACTURE THEREOF

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/946,841
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a base substrate having a base bottom side and a base top side; mounting an integrated circuit perpendicular to the base top side, the integrated circuit having a first conductor partially exposed at a first end facing and connected to the base top side; and forming an encapsulation over the integrated circuit.

Claims (37)

1 . A method of manufacture of an integrated circuit packaging system comprising:

providing a base substrate having a base bottom side and a base top side;

mounting an integrated circuit perpendicular to the base top side, the integrated circuit having a first conductor partially exposed at a first end facing and connected to the base top side; and

forming an encapsulation over the integrated circuit.

2 . The method as claimed in claim 1 wherein mounting the integrated circuit includes mounting the integrated circuit having a first terminal and the first conductor directly on a portion of the first terminal.

3 . The method as claimed in claim 1 wherein mounting the integrated circuit includes mounting the integrated circuit having an active side and the first conductor at the first end intersecting the active side.

4 . The method as claimed in claim 1 wherein mounting the integrated circuit includes mounting integrated circuits perpendicular to the base top side.

5 . The method as claimed in claim 1 further comprising mounting a stack substrate on the integrated circuit.

6 . A method of manufacture of an integrated circuit packaging system comprising:

providing a base substrate having a base bottom side and a base top side;

forming a first connector directly on the base top side;

mounting an integrated circuit perpendicular to the base top side, the integrated circuit having a first conductor partially exposed at a first end facing and connected to the base top side with the first connector; and

forming an encapsulation over the integrated circuit.

7 . The method as claimed in claim 6 wherein mounting the integrated circuit includes mounting the integrated circuit having a first terminal at an active side and the first conductor directly on a portion of the first terminal.

8 . The method as claimed in claim 6 wherein mounting the integrated circuit includes mounting the integrated circuit having an inactive side, an active side, and the first conductor at the first end intersecting the inactive side and the active side.

9 . The method as claimed in claim 6 wherein mounting the integrated circuit includes mounting integrated circuits perpendicular to the base top side, each of the integrated circuits having the first conductor on the base top side.

10 . The method as claimed in claim 6 further comprising:

connecting a second connector to the integrated circuit; and

mounting a stack substrate directly on the second connector.

11 . An integrated circuit packaging system comprising:

a base substrate having a base bottom side and a base top side;

an integrated circuit perpendicular to the base top side, the integrated circuit having a first conductor partially exposed at a first end facing and connected to the base top side; and

an encapsulation over the integrated circuit.

12 . The system as claimed in claim 11 wherein the integrated circuit includes a first terminal and the first conductor directly on a portion of the first terminal.

13 . The system as claimed in claim 11 wherein the integrated circuit includes an active side and the first conductor at the first end intersecting the active side.

14 . The system as claimed in claim 11 wherein the integrated circuit includes integrated circuits perpendicular to the base top side.

15 . The system as claimed in claim 11 further comprising a stack substrate on the integrated circuit.

16 . The system as claimed in claim 11 further comprising:

a first connector directly on the base top side; and

wherein:

the integrated circuit includes the first end connected to the base top side with the first connector.

17 . The system as claimed in claim 16 wherein the integrated circuit includes a first terminal at an active side and the first conductor directly on a portion of the first terminal.

18 . The system as claimed in claim 16 wherein the integrated circuit includes an inactive side, an active side, and the first conductor at the first end intersecting the inactive side and the active side.

19 . The system as claimed in claim 16 wherein the integrated circuit includes integrated circuits perpendicular to the base top side, each of the integrated circuits having the first conductor on the base top side.

20 . The system as claimed in claim 16 further comprising:

a second connector connected to the integrated circuit; and

a stack substrate directly on the second connector.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053476/0094 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2010
From: CHO, SUNGWON; CHOI, DAESIK; PARK, HYUNGSANG
To: STATS CHIPPAC LTD.
Reel/Frame 025484/0085 →