IP Library Granted Patent US 8,508,026
Granted Patent B2
US 8,508,026 · App. 12/957,361 · Granted Aug 13, 2013

Integrated circuit packaging system with connection supports and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,508,026
App. No.
12/957,361
Granted
Aug 13, 2013
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a connection structure having a component pad, an outer pad, and an inner pad, the inner pad between the component pad and the outer pad; forming a support structure between the inner pad and the outer pad; mounting an integrated circuit device over the component pad; attaching an interconnect to the integrated circuit device and the outer pad, the interconnect above the inner pad and supported by the support structure; and applying an encapsulation over the connection structure, the interconnect, and the integrated circuit device.

Claims (36)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a connection structure having a component pad, an outer pad, and an inner pad, the inner pad between the component pad and the outer pad;

forming a support structure between the inner pad and the outer pad;

mounting an integrated circuit device over the component pad;

attaching an interconnect to the integrated circuit device and the outer pad, the interconnect is a continuos and above the inner pad and supported by the support structure; and

applying an encapsulation over the connection structure, the interconnect, and the integrated circuit device.

2. The method as claimed in claim 1 wherein forming the support structure includes forming the support structure to extend above the connection structure.

3. The method as claimed in claim 1 wherein attaching the interconnect includes partially embedding a portion of the interconnect in the support structure.

4. The method as claimed in claim 1 further comprising forming an opening in the encapsulation, the support structure partially exposed in the opening.

5. The method as claimed in claim 1 wherein mounting the integrated circuit device includes attaching an attachment layer between the integrated circuit device and the component pad.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a connection structure having a component pad, an outer pad, and an inner pad, the inner pad between the component pad and the outer pad;

forming a support structure between the inner pad and the outer pad;

mounting an integrated circuit device over the component pad;

attaching a first interconnect is a continuous and to the integrated circuit device and the outer pad, the first interconnect is a continuos and above the inner pad and supported by the support structure;

attaching a second interconnect to the integrated circuit device and the inner pad; and

applying an encapsulation over the connection structure, the first interconnect, the second interconnect, and the integrated circuit device.

7. The method as claimed in claim 6 wherein forming the support structure includes forming an external end of the support structure exposed and coplanar with a base side of the encapsulation.

8. The method as claimed in claim 6 wherein attaching the first interconnect includes partially embedding the first interconnect in a non-conductive B-stage adhesive layer.

9. The method as claimed in claim 6 further comprising forming an opening in the encapsulation, the opening having sides that are flared in shape to expose a portion of the support structure.

10. The method as claimed in claim 6 wherein mounting the integrated circuit device includes attaching an attachment layer between the integrated circuit device and the component pad with sides of the attachment layer parallel to perimeter sides of the integrated circuit device.

11. An integrated circuit packaging system comprising:

a connection structure having a component pad, an outer pad, and an inner pad, the inner pad between the component pad and the outer pad;

a support structure between the inner pad and the outer pad;

an integrated circuit device over the component pad;

an interconnect is a continuous and attached to the integrated circuit device and the outer pad, the interconnect above the inner pad and supported by the support structure; and

an encapsulation over the connection structure, the interconnect, and the integrated circuit device.

12. The system as claimed in claim 11 wherein the support structure includes the support structure extended above the connection structure.

13. The system as claimed in claim 11 wherein the interconnect includes a portion of the interconnect partially embedded in the support structure.

14. The system as claimed in claim 11 further comprising an opening in the encapsulation, the support structure partially exposed in the opening.

15. The system as claimed in claim 11 wherein the integrated circuit device includes an attachment layer between the integrated circuit device and the component pad.

16. The system as claimed in claim 11 further comprising a second interconnect attached to the integrated circuit device and the inner pad.

17. The system as claimed in claim 16 wherein the support structure includes an external end of the support structure exposed and coplanar with a base side of the encapsulation.

18. The system as claimed in claim 16 wherein the interconnect includes the first interconnect partially embedded in a non-conductive B-stage adhesive layer.

19. The system as claimed in claim 16 wherein the encapsulation has an opening, the opening having sides that are flared in shape to expose a portion of the support structure.

20. The system as claimed in claim 16 wherein the integrated circuit device includes an attachment layer between the integrated circuit device and the component pad with sides of the attachment layer parallel to perimeter sides of the integrated circuit device.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0235. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0741 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0235 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2010
From: CAMACHO, ZIGMUND RAMIREZ; ESPIRITU, EMMANUEL; BATHAN, HENRY DESCALZO
To: STATS CHIPPAC LTD.
Reel/Frame 025468/0045 →