IP Library Granted Patent US 9,331,002
Granted Patent B2
US 9,331,002 · App. 13/944,783 · Granted May 3, 2016

Semiconductor device and method of forming through vias with reflowed conductive material

Inventors: Reza A. Pagaila (Tangerang, ID); Byung Tai Do (Singapore, SG); Linda Pei Ee Chua (Singapore, SG)
Assignee: STATS ChipPAC, Ltd.
H01L23/481H01L21/50H01L21/6835H01L23/3157H01L24/18H01L24/82H01L24/97H01L25/0657H01L25/50H01L24/48H01L2221/68345H01L2224/04105H01L2224/18H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/82039H01L2224/97H01L2225/06513H01L2225/06524H01L2225/06541H01L2924/0103H01L2924/01006H01L2924/01013H01L2924/01023H01L2924/01029H01L2924/01033H01L2924/01047H01L2924/01078H01L2924/01079H01L2924/01082H01L2924/01322H01L2924/12042H01L2924/12044H01L2924/14H01L2924/1433H01L2924/15311H01L2924/181H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/19107H01L2924/30105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,331,002
App. No.
13/944,783
Granted
May 3, 2016
Kind
B2
Abstract

A semiconductor device is made by providing a first semiconductor wafer having semiconductor die. A gap is made between the semiconductor die. An insulating material is deposited in the gap. A portion of the insulating material is removed to form a first through hole via (THV). A conductive lining is conformally deposited in the first THV. A solder material is disposed above the conductive lining of the first THV. A second semiconductor wafer having semiconductor die is disposed over the first wafer. A second THV is formed in a gap between the die of the second wafer. A conductive lining is conformally deposited in the second THV. A solder material is disposed above the second THV. The second THV is aligned to the first THV. The solder material is reflowed to form the conductive vias within the gap. The gap is singulated to separate the semiconductor die.

Claims (40)

1. A method of making a semiconductor device, comprising:

providing a first wafer including a plurality of first semiconductor dice;

forming an insulating layer in a gap between the first semiconductor dice;

disposing a second wafer including a plurality of second semiconductor dice over the insulating layer;

forming a first conductive layer through the first and second wafers in the insulating layer after disposing the second wafer over the insulating layer to electrically connect the first and second semiconductor dice; and

singulating the first semiconductor dice through the insulating layer.

2. The method of claim 1 , wherein forming the first conductive layer further includes forming a conductive via in a peripheral region of the first and second semiconductor dice.

3. The method of claim 1 , further including forming a second conductive layer over the second wafer, the second conductive layer electrically connected to the first conductive layer.

4. The method of claim 1 , wherein providing the second wafer further includes disposing an insulating material between adjacent second semiconductor dice.

5. The method of claim 1 , further including singulating through the first and second wafers to form a stacked semiconductor package.

6. A method of making a semiconductor device, comprising:

providing a first wafer including a first semiconductor die;

disposing a first insulating material in a peripheral region outside a first footprint of the first semiconductor die;

forming a first conductive layer over the first semiconductor die and extending to the peripheral region;

providing a second wafer including a second semiconductor die;

disposing a second insulating material in a peripheral region outside a second footprint of the second semiconductor die;

disposing the second wafer over the first wafer;

forming a conductive via over the conductive layer and continuously through the first insulating material and second insulating material after disposing the second wafer over the first wafer; and

singulating the first and second wafers through the first and second insulating material.

7. The method of claim 6 , further including forming an insulating layer between the first and second wafers.

8. The method of claim 6 , further including forming a bump over the second wafer prior to singulating through the first and second wafers.

9. The method of claim 6 , further including forming a build-up interconnect structure over the first wafer.

10. A semiconductor device, comprising:

a first wafer including a first semiconductor die;

a conductive layer formed over the first wafer;

a second wafer including a second semiconductor die disposed over the conductive layer; and

a conductive via formed over the second wafer and through the first and second wafers, the conductive via including a surface coplanar with a surface of the first semiconductor die.

11. The semiconductor device of claim 10 , further including a first insulating material deposited in a peripheral region of the first semiconductor die.

12. The semiconductor device of claim 11 , further including a second insulating material deposited in a peripheral region of the second semiconductor die.

13. The semiconductor device of claim 12 , wherein the second wafer is disposed over the first wafer such that the first and second insulating materials are aligned.

14. The semiconductor device of claim 10 , further including an insulating layer formed over the first wafer.

15. A semiconductor device, comprising:

a first wafer including a first semiconductor die and a first insulating material disposed adjacent to the first semiconductor die;

a second wafer including a second semiconductor die and a second insulating material disposed adjacent to the second semiconductor die disposed over the first wafer; and

a conductive layer formed over the second wafer and through the first insulating material adjacent to the first semiconductor die, the conductive layer including a portion disposed adjacent to a side surface of the first semiconductor die.

16. The semiconductor device of claim 15 , wherein the first wafer includes a plurality of first semiconductor die separated by the first insulating material.

17. The semiconductor device of claim 15 , further including a build-up interconnect structure formed over the first wafer.

18. The semiconductor device of claim 15 , further including a bump formed over the second wafer.

19. The semiconductor device of claim 15 , wherein the first insulating material is a molding compound.

20. The semiconductor device of claim 19 , wherein the second insulating material is a molding compound.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052963/0546 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (3)
Continuation 12775324 · May 6, 2010
Continuation 12127417 · May 27, 2008
Related Publication 20130299975A1 · Nov 14, 2013