IP Library Granted Patent US 9,431,380
Granted Patent B2
US 9,431,380 · App. 14/678,352 · Granted Aug 30, 2016

Microelectronic assembly having a heat spreader for a plurality of die

Inventors: Tab A. Stephens (Austin, TX); Michael B. McShane (Austin, TX); Perry H. Pelley (Austin, TX)
Assignee: FREESCALE SEMICONDUCTOR, INC.
H01L25/50H01L21/3212H01L21/32133H01L21/76898H01L23/3178H01L23/34H01L23/367H01L23/3677H01L23/481H01L24/05H01L24/81H01L24/92H01L25/04H01L25/0657H01L24/11H01L24/13H01L24/16H01L24/29H01L24/32H01L2224/0225H01L2224/0226H01L2224/0401H01L2224/10122H01L2224/11334H01L2224/131H01L2224/1319H01L2224/13023H01L2224/13025H01L2224/16113H01L2224/16145H01L2224/16146H01L2224/16245H01L2224/2919H01L2224/32245H01L2224/81801H01L2224/81815H01L2224/9202H01L2225/06513H01L2225/06517H01L2225/06541H01L2225/06555H01L2225/06589H01L2924/01029H01L2924/05042H01L2924/05442H01L2924/06H01L2924/10253H01L2924/12042H01L2924/14
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,431,380
App. No.
14/678,352
Granted
Aug 30, 2016
Kind
B2
Abstract

A method of manufacturing a microelectronic assembly ( 100 ) and a microelectronic device ( 4100 ) that include a stacked structure ( 101 ). The stacked structure includes a heat spreader ( 104 ), at least one die ( 106 ) thermally coupled to at least a portion of one side of the heat spreader, at least one other die ( 108 ) thermal coupled to at least a portion of an opposite side of the heat spreader, at least one opening ( 401 ) in the heat spreader located in a region of between the two die, an insulator ( 603 ) disposed in the at least one opening, and electrically conductive material ( 1308, 1406 ) in an insulated hole ( 705 ) in the insulator. The heat spreader allows electrical communication between the two die through the opening while the insulator isolates the electrically conductive material and the heat spreader from each other.

Claims (49)

1. A method of manufacturing a microelectronic device, comprising:

providing a heat spreader having a first major surface and a second major surface opposite the first major surface, wherein the heat spreader has an opening, an insulator in the opening, an electrically insulated through hole in the insulator, and electrically conductive material in the electrically insulated through hole;

providing a first die and a second die, each die having a through via and an electrically conductive substance therein;

thermally coupling the first die to at least a portion of the first major surface of the heat spreader, the portion including the opening, wherein the first die is located with respect to the first major surface of the heat spreader; and

thermally coupling the second die to at least a portion of the second major surface of the heat spreader, the portion including the opening, wherein the second die is located with respect to the second major surface of the heat spreader;

wherein the first die includes a first surface of an electrically conductive material electrically coupled to the electrically conductive substance of the through via of the first die prior to the thermally coupling the first die;

wherein the second die includes a first surface of an electrically conductive material electrically coupled to the electrically conductive substance of the through via of the second die prior to the thermally coupling the second die;

disposing electrically conductive material in the electrically insulated through hole, wherein the step of disposing electrically conductive material in the electrically insulated through hole comprises placing a solder ball at the electrically insulated through hole prior to thermally coupling the at least a second die to the at least a portion of the second major surface of the heat spreader;

wherein the disposing further comprises reflowing the solder ball after the thermally coupling the first die and the thermally coupling the second die, wherein as result of the reflowing, material of the solder ball electrically contacts the first surface of the electrically conductive material of the first die and electrically contacts the first surface of the electrically conductive material of the second die;

wherein the electrically conductive material in the electrically insulated through hole of the heat spreader is coupled to the electrically conductive substance in the through via of the first die and to the electrically conductive substance in the through via of the second die.

2. The method of manufacturing a microelectronic device of claim 1 , including a plurality of flip chip bumps, at least one flip chip bump of the plurality of flip chip bumps electrically coupled to a through via of one or both of the first die and the second die.

3. A method of manufacturing a microelectronic device, comprising:

providing a heat spreader having a first major surface and a second major surface opposite the first major surface, wherein the heat spreader has an opening, an insulator in the opening, an electrically insulated through hole in the insulator, and electrically conductive material in the electrically insulated through hole;

providing a first die and a second die, each die having a through via and an electrically conductive substance therein;

thermally coupling the first die to at least a portion of the first major surface of the heat spreader, the portion including the opening, wherein the first die is located with respect to the first major surface of the heat spreader;

thermally coupling the second die to at least a portion of the second major surface of the heat spreader, the portion including the opening, wherein the second die is located with respect to the second major surface of the heat spreader;

wherein the electrically conductive material in the electrically insulated through hole of the heat spreader is coupled to the electrically conductive substance in the through via of the first die and to the electrically conductive substance in the through via of the second die;

disposing electrically conductive material in the electrically insulated through hole;

wherein the step of disposing electrically conductive material in the electrically insulated through hole comprises filling the electrically insulated through hole in the heat spreader, filling the through via of the at least a first die and filling the through via of the at least a second die with an electrically conductive continuous fill material in a continuous process subsequent to thermally coupling the at least a second die to the at least a portion of the second major surface of the heat spreader.

4. A method of manufacturing a microelectronic assembly, comprising:

providing a first die having at least one through via, the at least one through via having an electrically insulating lining and an electrically conductive substance therein, wherein a thermally conductive material is located on a surface of the first die and thermally coupled to the first die, the thermally conductive material defining an opening in the thermally conductive material, and wherein a dielectric material is located in the opening, the dielectric material defining a hole in the dielectric material, the hole including an electrically conductive material; and

thermally coupling a second die to the thermally conductive material located on the surface of the first die, the second die having at least one through via, the at least one through via having an electrically insulating lining, the at least one through via having an electrically conductive substance within a volume defined by the electrically insulating lining,

wherein the electrically conductive material in the hole is electrically coupled to the electrically conductive substance in the through via of the first die and to the electrically conductive substance in the through via of the second die;

wherein the step of providing a first die includes:

depositing a dielectric material onto the first die;

removing the dielectric material from a portion from the first die wherein the removing leaves dielectric material that is near the at least one through via;

depositing a metal onto the first die, including on the dielectric material, the metal forming a heat spreader;

removing metal from the first die until the dielectric material is exposed;

removing a center portion of the dielectric until the electrically conductive substance within the electrically insulating lining is exposed; and

placing electrically conductive material in the hole of the dielectric material.

5. The method of manufacturing a microelectronic assembly of claim 4 , wherein the step of depositing a metal onto the first die comprises depositing copper onto the first die.

6. The method of manufacturing a microelectronic assembly of claim 5 , wherein the step of removing metal includes removing the copper by one of polishing, etchback, and chemical mechanical planarization.

7. A method of manufacturing a microelectronic assembly, comprising:

providing a heat spreader having a first major surface of a layer of electrically conductive material and a second major surface of the layer of electrically conductive material opposite the first major surface;

thermally coupling at least one die to at least a portion of the first major surface of the layer of electrically conductive material of the heat spreader;

thermally coupling at least one other die to at least a portion of the second major surface of the layer of electrically conductive material of the heat spreader, wherein the thermally coupling includes attaching the one other die with adhesive to the second major surface;

forming an opening in the layer of electrically conductive material of the heat spreader, the opening located in a region of the heat spreader between the at least one die and the at least one other die;

disposing an insulator in the opening to produce an electrically insulated through hole in the insulator; and

disposing electrically conductive material in the electrically insulated through hole in the insulator.

8. The method of manufacturing a microelectronic assembly of claim 7 , wherein the at least one die and the at least one other die are electrically coupled by the electrically conductive material in the electrically insulated through hole in the insulator disposed in the opening of the heat spreader.

9. The method of manufacturing a microelectronic assembly of claim 7 , wherein the heat spreader comprises an electrically conductive material.

10. The method of manufacturing a microelectronic assembly of claim 9 , wherein the layer of electrically conductive material of the heat spreader and the electrically conductive material in the electrically insulated through hole in the insulator includes a same material.

11. The method of manufacturing a microelectronic assembly of claim 7 , wherein the electrically conductive material in the electrically insulated through hole in the insulator is one of a conductive epoxy and a B-staged conductive polymer.

12. The method of manufacturing a microelectronic assembly of claim 7 , wherein the electrically conductive material in the electrically insulated through hole is solder.

13. The method of manufacturing a microelectronic assembly of claim 7 , wherein the insulator is one of silicon dioxide, silicon nitride, and a non-electrically conductive polymer.

14. The method of manufacturing a microelectronic assembly of claim 7 , wherein the at least one die includes an active side that faces the first major surface, and wherein the at least one other die includes an active side that faces the second major surface.

15. The method of manufacturing a microelectronic assembly of claim 7 , wherein the at least one die and the at least one other die each includes at least one through via and an electrically conductive substance therein, and wherein the electrically conductive material in the electrically insulated through hole of the heat spreader is coupled to the electrically conductive substance in the through via of the at least one die and to the electrically conductive substance in the through via of the at least one other die.

16. The method of manufacturing a microelectronic assembly of claim 15 , wherein at least a portion of the through via of the at least one die, at least a portion of the electrically insulated through hole in the heat spreader, and at least a portion of the through via of the at least one other die, are aligned.

17. The method of manufacturing a microelectronic assembly of claim 7 , wherein one or both of the at least one die and the at least one other die each comprises a stack of die.

Assignments (23)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 20, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037565/0527 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 20, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037565/0510 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0859 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Aug 6, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 036284/0105 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Aug 6, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 036284/0339 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Aug 6, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 036284/0363 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: STEPHENS, TAB A.; MCSHANE, MICHAEL B.; PELLEY, PERRY H.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 035330/0840 →
Continuity (2)
Division 13741743 · Jan 15, 2013
Related Publication 20150214208A1 · Jul 30, 2015