IP Library Granted Patent US 9,942,596
Granted Patent B2
US 9,942,596 · App. 15/598,654 · Granted Apr 10, 2018

Video processing system for demultiplexing received compressed and non- compressed video signals and transmitting demultiplexed signals

Inventors: Nobuaki Kabuto (Kunitachi, JP); Akira Shibata (Fujiasawa, JP); Yoshiaki Mizuhashi (Yokohama, JP)
Assignee: Hitachi Maxell, Ltd.
H04N21/42615H04N7/088H04N21/4104H04N21/4122H04N21/4147H04N21/4263H04N21/4307H04N21/437H04N21/4325H04N21/4332H04N21/4334H04N21/4344H04N21/4347H04N21/4348H04N21/4385H04N21/43615
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,942,596
App. No.
15/598,654
Granted
Apr 10, 2018
Kind
B2
Abstract

The present invention is intended to permit both real-time display of a picture represented by a non-compressed video signal on a television and display of a picture represented by a compressed video signal at any desired time by simultaneously transmitting the compressed video signal and non-compressed video signal via one interface. An STB packetizes a compressed video signal, and multiplexes the compressed video signal and a blanking signal combined with a non-compressed video signal. Thus, both the video signals are transmitted simultaneously. A picture represented by the non-compressed video signal is displayed on a television in real time. The compressed video signal is stored in a storage medium incorporated in the television, read at any user's desired time, and decoded so that a picture represented by the compressed video signal can be viewed at the user's desired time.

Claims (43)

1. A display device, comprising:

reception circuitry capable to connect to an interface;

a tuner configured to receive a digital broadcast signal; and

a display,

wherein the display is capable of conducting:

a first display operation for displaying a video based on a first digital video signal received by the reception circuitry using a first clock signal transmitted on a line different from a line for transmitting the first digital video signal among a plurality of lines of an interface;

a second display operation for displaying a video based on a second digital video signal received by the reception circuitry using a second clock signal which is superimposed on the second digital video signal on a line for transmitting the second digital video signal among the plurality of lines of an interface; and

a third display operation for displaying a video based on the digital broadcast signal received by the tuner.

2. The display device according to claim 1 ,

wherein in the first display operation a video is displayed using a reference clock which is obtained from the first clock signal; and

wherein in the second display operation a video is displayed using a reference clock which is obtained from the second clock signal.

3. The display device according to claim 1 ,

wherein information indicating capability of conducting the second display operation is transmitted to an external apparatus as a transmission source of the first digital video signal or the second digital video signal.

4. A display device, comprising:

reception circuitry capable to connect to an interface;

a tuner configured to receive a digital broadcast signal; and

a display,

wherein the display is capable of conducting;

a first display operation for displaying a video using a first digital video signal and a first clock signal respectively received by the reception circuitry via different lines among a plurality of lines of an interface;

a second display operation for displaying a video using a second digital video signal received by the reception circuitry via at least one line of an interface and a second clock signal which is superimposed on the second digital video signal; and

a third display operation for displaying a video based on the digital broadcast signal received by the tuner.

5. The display device according to claim 4 ,

wherein in the first display operation a video is displayed with a reference clock which is obtained from the first clock signal; and

wherein in the second display operation a video is displayed with a reference clock obtained from the second clock signal.

6. The display device according to claim 4 ,

wherein information indicating capability of conducting the second display operation is transmitted to an external apparatus as a transmission source of the first digital video signal or the second digital video signal.

7. A display method executed by a display device having a reception circuitry capable to connect to an interface; a tuner configured to receive a digital broadcast signal; and a display configured to display a video, said display method comprising:

a first display step for displaying a video with a first digital video signal and a first clock signal respectively received by the reception circuitry via different lines among a plurality of lines of the interface;

a second display step for displaying a video with a second digital video signal received by the reception circuitry via at least one line and a second clock signal which is superimposed on the second digital video signal; and

a third display step for displaying a video based on the digital broadcast signal received by the tuner.

8. A display device, comprising:

reception circuitry configured to receive a digital video signal and a clock signal output from an external video signal source;

a tuner configured to receive a digital broadcast signal; and

a display;

wherein the display device has a first display mode, a second display mode and a third display mode,

wherein in the first display mode, the reception circuitry receives a first digital video signal and a first clock signal which is physically or electrically separated from the first digital video signal output from an external video signal source, and the display displays a video based on the first digital video signal and the first clock signal received by the reception circuitry,

wherein in the second display mode, the reception circuitry receives a second digital video signal and a second clock signal which is superimposed on the second digital video signal output from an external video signal source, and the display displays a video based on the second digital video signal and the second clock signal received by the reception circuitry, and

wherein in the third display mode, the display displays a video based on the digital broadcast signal received by the tuner.

9. The display device according to claim 8 ,

wherein information indicating capability of conducting the second display mode is transmitted to an external video signal source.

10. The display device according to claim 8 , further comprising:

an extractor configured to extract the second clock signal from the second digital video signal received by the reception circuitry;

wherein in the second display mode, the display displays a video based on the second digital video signal and the second clock signal extracted by the extractor.

Assignments (3)
CHANGE OF NAME Recorded Dec 3, 2021
From: MAXELL HOLDINGS, LTD.
To: MAXELL, LTD.
Reel/Frame 058666/0407 →
MERGER Recorded Nov 29, 2021
From: MAXELL, LTD.
To: MAXELL HOLDINGS, LTD.
Reel/Frame 058255/0579 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2018
From: HITACHI MAXELL, LTD.
To: MAXELL, LTD.
Reel/Frame 045142/0208 →
Priority Claims (1)
JP 2005-185925 · Jun 27, 2005 · national
Continuity (5)
Continuation 15184245 · Jun 16, 2016
Continuation 14248961 · Apr 9, 2014
Division 13400746 · Feb 21, 2012
Continuation 11475137 · Jun 27, 2006
Related Publication 20170257662A1 · Sep 7, 2017