Patent Assignment

Change of Name

View PDF Order Certified Copy

Using Thin Undoped Teos with Bpteos Ild or Bpteos Ild Alone to Improve Charge Loss and Contact Resistance in Multi Bit Memory Devices

Apparatus and Method for a Memory Array with Shallow Trench Isolation Regions Between Bit Lines for Increased Process Margins

Method and System for Improving the Topography of a Memory Array

Method and Device for Reducing Interface Area of a Memory Device

Apparatus and Methods of Making a Microwavable Container for Food Products

Method for Minimizing False Detection of States in Flash Memory Devices

Semiconductor Device Having a Pad Metal Layer and a Lower Metal Layer That Are Electrically Coupled, Whereas Apertures Are Formed in the Lower Metal Layer Below a Center Area of the Pad Metal Layer

Avoiding Field Oxide Gouging in Shallow Trench Isolation (Sti) Regions

Method for Erasing a Memory Sector in Virtual Ground Architecture with Reduced Leakage Current

Cooperating Paperboard Blanks for Forming a Microwave Heating Food Container

Apparatus and Methods of Making a Microwavable Container for Food Products

Microwavable Container for Food Products and Method of Fabricating Same