IP Library Granted Patent US 7,927,939
Granted Patent B2
US 7,927,939 · App. 09/755,826 · Granted Apr 19, 2011

Method of manufacturing a laterally diffused metal oxide semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,927,939
App. No.
09/755,826
Granted
Apr 19, 2011
Kind
B2
Abstract

A method of manufacturing a laterally diffused metal oxide semiconductor (LDMOS) device, and an integrated circuit associated therewith. The method includes forming a lightly-doped source/drain region with a first dopant, the lightly-doped source/drain region located between first and second isolation structures. The method further includes creating a gate over the lightly-doped source/drain region. In one advantageous embodiment of the present invention, the method further includes diffusing a second dopant at least partially across the lightly-doped source/drain region and under the gate to form a first portion of a channel.

Claims (12)

1. A method of manufacturing a laterally diffused metal oxide semiconductor (LDMOS) device, comprising:

forming first and second isolation structures within a substrate;

forming a lightly-doped source/drain region between the first and second isolation structures with only a first dopant and without the use of a mask layer between the first and second isolation structures; and

creating a gate over the lightly-doped source/drain region;

diffusing a second dopant at least partially across the lightly-doped source/drain region and under the gate to form a first portion of a channel; and

placing a heavy concentration of the first dopant in a region adjacent the second dopant proximate a source side of the gate, and in the lightly-doped source/drain region adjacent a drain side of the gate.

2. The method as recited in claim 1 wherein forming includes forming a lightly-doped source/drain region with a first N-type dopant.

3. The method as recited in claim 2 wherein the first N-type dopant has an implant dose ranging from about 1E12 atoms/cm 2 to about 1E13 atoms/cm 2 .

4. The method as recited in claim 1 wherein diffusing the second dopant includes diffusing a P-type dopant having an implant dose ranging from about 1E13 atoms/cm 2 to about 1E14 atoms/cm 2 .

5. The method as recited in claim 1 wherein diffusing the second dopant includes diffusing a P-type dopant having an implant dose about 100 times higher than an implant dose of the first dopant.

6. The method as recited in claim 1 wherein placing includes placing the heavy concentration of the first dopant in the lightly-doped source/drain region a distance ranging from about 2000 nm to about 3000 nm from the drain side of the gate.

7. The method as recited in claim 1 wherein forming the lightly-doped source/drain region includes forming the lightly-doped source/drain region using a blanket implant process over the entire substrate.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Apr 15, 2022
From: CORTLAND CAPITAL MARKET SERVICES LLC
To: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
Reel/Frame 059720/0719 →
SECURITY INTEREST Recorded Apr 15, 2022
From: CORTLAND CAPITAL MARKET SERVICES LLC
To: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
Reel/Frame 060885/0001 →
SECURITY INTEREST Recorded Feb 1, 2018
From: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
To: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT
Reel/Frame 045216/0020 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2017
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.; BROADCOM CORPORATION
To: BELL SEMICONDUCTOR, LLC
Reel/Frame 044886/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2017
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.; BROADCOM CORPORATION
To: BELL SEMICONDUCTOR, LLC
Reel/Frame 044886/0608 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →