IP Library › Granted Patent US 6,628,545
Granted Patent Utility
US 6,628,545 · Confirmation No. 8370

MEMORY CIRCUIT FOR SUPPRESSING BIT LINE CURRENT LEAKAGE

Patented Case View Patent ↗
⬇ PDF
 Code Description Pages PDF
2003-07-25 IFEE Issue Fee Payment (PTO-85B) 1 View
2003-07-25 LET. Miscellaneous Incoming Letter 2 View
2003-07-25 LET. Miscellaneous Incoming Letter 2 View
2003-07-25 DRW Drawings-only black and white line drawings 2 View
2003-06-09 C.AD Change of Address 1 View
2002-11-26 TRNA Transmittal of New Application 3 View
2002-11-26 SPEC Specification 9 View
2002-11-26 CLM Claims 3 View
2002-11-26 ABST Abstract 1 View
2002-11-26 DRW Drawings-only black and white line drawings 2 View
2002-11-26 OATH Oath or Declaration filed 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,628,545
App. No.
10/306,080
Filed
2002-11-26
Granted
2003-09-30
Art Unit
2818
PTA
0 days