IP Library Granted Patent US 7,100,098
Granted Patent B2
US 7,100,098 · App. 10/461,252 · Granted Aug 29, 2006

Systems and methods for testing performance of an electronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,100,098
App. No.
10/461,252
Granted
Aug 29, 2006
Kind
B2
Abstract

A method for testing performance of a device-under-test (DUT) includes: examining vectors, each of the vectors including a plurality of characters; and creating waveform entries, each of the waveform entries corresponding to a distinct vector configuration encountered among the vectors examined.

Claims (48)

1. A method for preparing a waveform used for testing a device-under-test (DUT), the method comprising:

providing a string of characters corresponding to a DUT pin;

converting the string of characters into a plurality of vectors, each vector including a plurality of characters and having a predetermined length; and

creating waveform entries, each of the waveform entries corresponding to a vector configuration that is distinct from the other waveform entries, wherein the vector configuration is associated with a specific pattern of characters.

2. The method of claim 1 , further comprising:

storing each waveform entry in a waveform table corresponding to a DUT pin.

3. The method of claim 2 , further comprising:

using the waveform entries in the waveform table to generate waveforms identified by the respective waveform entries.

4. The method of claim 3 , further comprising:

providing the generated waveforms to the DUT via the DUT pin.

5. The method of claim 3 , further comprising:

comparing the generated waveforms with waveforms received from the DUT via the DUT pin.

6. The method of claim 5 , further comprising:

determining errors in DUT performance based on a comparison of the generated waveforms with waveforms received from the DUT via the DUT pin.

7. The method of claim 6 , further comprising:

storing information about the errors in memory.

8. A system for testing of a device-under-test (DUT), the system comprising:

a first memory device for storing a plurality of vectors, each of the vectors comprising multiple characters and having a predetermined length; and

a processor that is programmed to:

examine the plurality of vectors, and

create waveform entries, each of the waveform entries corresponding to a vector configuration encountered among the vectors examined;

wherein the vector configurations are associated with a specific pattern of characters; and

wherein each vector configuration is distinct from the other vector configurations.

9. The system of claim 8 , further comprising:

a second memory device for storing the waveform entries.

10. The system of claim 8 , wherein the DUT comprises a plurality of pins for receiving respective input data and providing respective output data.

11. The system of claim 10 , further comprising a plurality of memory devices, each of the memory devices being used to store a plurality of multi-character vectors corresponding to a respective pin among the plurality of pins.

12. A system for preparing a waveform for testing a device-under-test (DUT), the system comprising:

means for providing a string of characters corresponding to a DUT pin;

means for converting the string of characters into a plurality of vectors, each vector including a plurality of characters and having a predetermined length; and

means for creating waveform entries, each of the waveform entries corresponding to a vector configuration that is distinct from the other waveform entries, wherein the vector configuration is associated with a specific pattern of characters.

13. The system of claim 12 , further comprising:

means for storing each of the waveform entries in a waveform table corresponding to a DUT pin.

14. The system of claim 13 , further comprising:

means for providing to the DUT pin waveforms identified by respective waveform entries in the waveform table.

15. A method for testing performance of a device-under-test (DUT), the method comprising:

examining a vector, the vector including a plurality of characters corresponding to a DUT pin;

determining if the vector is identified in a list of vectors, each vector of the list of vectors having a pattern of characters that is different from the pattern of characters of the other vectors;

responsive to determining that the examined vector is not identified in the list of vectors, adding an entry in the list of vectors identifying the vector examined;

communicating the list of vectors to a device to test the performance of the DUT.

16. The method of claim 15 , further comprising:

storing the list of vectors in a memory device corresponding to a pin of the DUT.

17. The method of claim 16 , further comprising:

generating waveforms corresponding to respective vectors identified in the list of vectors.

18. The method of claim 17 , further comprising:

providing the generated waveforms to the DUT via the pin.

19. The method of claim 17 , further comprising:

comparing the generated waveforms with respective waveforms received from the DUT via the pin.

Assignments (6)
CHANGE OF ADDRESS Recorded Dec 18, 2018
From: ADVANTEST CORPORATION
To: ADVANTEST CORPORATION
Reel/Frame 047987/0626 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 035371 FRAME: 0265. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 14, 2015
From: ADVANTEST (SINGAPORE) PTE. LTD.
To: ADVANTEST CORPORATION
Reel/Frame 035425/0768 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2015
From: ADVANTEST (SINGAPORE) PTE. LTD.
To: ADVANTEST CORPORATION
Reel/Frame 035371/0265 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2012
From: VERIGY (SINGAPORE) PTE LTD
To: ADVANTEST (SINGAPORE) PTE LTD
Reel/Frame 027896/0018 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2007
From: AGILENT TECHNOLOGIES, INC.
To: VERIGY (SINGAPORE) PTE. LTD.
Reel/Frame 019990/0760 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 14, 2003
From: HILDEBRANT, ANDREW STEVEN
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 013876/0690 →