IP Library Granted Patent US 7,385,451
Granted Patent B2
US 7,385,451 · App. 10/537,634 · Granted Jun 10, 2008

Arrangement, phase locked loop and method for noise shaping in a phase-locked loop

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,385,451
App. No.
10/537,634
Granted
Jun 10, 2008
Kind
B2
Abstract

A noise shaping arrangement for a phase locked loop includes a first order sigma-delta modulator arranged to provide a first-order quantized output and a feedback path output. A second order sigma-delta modulator is arranged to receive the feedback path output and provides a second order quantized output. A combination block combines the first and second order quantized outputs to provide a combined third order quantized output, which provides noise shaping with a frequency notch spectrum. In this way a new quantization noise shape of third order is provided, such that quantization phase noise may be lowered, the PLL loop bandwidth may be increased, modulation phase error may be reduced and PLL locking speed increased.

Claims (63)

1. A noise shaping arrangement for a phase locked loop, the arrangement comprising:

a first order sigma-delta modulator arranged to provide a first-order quantized output and a feedback path output;

a second order sigma-delta modulator coupled to receive the feedback path output from the first order sigma-delta modulator and arranged to provide a second order quantized output; and

combination means arranged to combine the first and second order quantized outputs to provide a combined third order quantized output, wherein the combined third order output provides noise shaping with a frequency notch spectrum.

2. The arrangement of claim 1 wherein the frequency notch spectrum is used to locate one or more complex conjugate pairs of zeros.

3. The arrangement of claim 2 wherein the one or more complex conjugate pairs of zeroes is located on the unity circle.

4. The arrangement of claim 2 wherein the one or more complex conjugate pairs of zeroes is located away from the real axis.

5. The arrangement of claim 4 wherein the frequency location of the one or more complex pair of zeros is a selected one of substantially 365 kHz and substantially 518 kHz.

6. The arrangement of any preceding claim where the feedback path output of the first order sigma-delta modulator received by the second order sigma-delta modulator is scaled by a factor of substantially one quarter and wherein accumulators of the first order and second order sigma-delta modulator respectively have the same bit-size.

7. The arrangement of claim 1 , further comprising a delay block coupled between the feedback output of the first order sigma-delta modulator and the combination means.

8. The arrangement of claim 1 wherein the combination means includes scaling means coupled to scale the second order quantized output of the second order sigma-delta modulator by a predetermined scaling factor.

9. The arrangement of claim 8 wherein the predetermined scaling factor is substantially 2 −22 .

10. The arrangement of claim 1 , wherein the second order sigma-delta modulator is operable to cancel the quantisation noise of the first order sigma-delta modulator.

11. The arrangement of claim 1 wherein the feedback path output comprises a quantisation noise of the first order sigma-delta modulator.

12. The arrangement of claim 1 wherein the frequency notch spectrum comprises at least one non-DC frequency notch.

13. The arrangement of claim 1 wherein the second order sigma-delta modulator comprises a loop arrangement having a forward processing block implementing the transfer function given by the z-transform:

z

-

1

1

-

2

z

-

1

cos

θ

+

z

-

2

and a feedback processing block implementing the function given by the z-transform:

2

cos

θ

-

z

-

1

where

θ

=

2

π

f

f

s

and f is the desired notch frequency and f s is the sample frequency.

14. A phase locked loop incorporating the noise shaping arrangement of claim 1 .

15. A method for noise shaping in a phase-locked loop, the method comprising the steps of:

providing a first order quantized output from a first order sigma-delta modulator;

providing a second order quantized output from a second order sigma-delta modulator coupled to receive a feedback path output from the first sigma-delta modulator;

combining the first and the second order quantized outputs to provide a combined third order quantized output, wherein the combined third order output provides noise shaping with a frequency notch spectrum.

16. The method of claim 15 wherein the phase locked loop is a fractional-n phase locked loop frequency synthesizer.

Assignments (25)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP USA, INC. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 042610/0451 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2017
From: NXP USA, INC.
To: VLSI TECHNOLOGY LLC
Reel/Frame 042374/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0719 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Sep 24, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021570/0449 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2006
From: BEAULATON, HUGUES; GORISSE, PHILIPPE; KHLAT, NADIM
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 017781/0875 →