IP Library Granted Patent US 8,574,961
Granted Patent B2
US 8,574,961 · App. 10/548,563 · Granted Nov 5, 2013

Method of marking a low profile packaged semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,574,961
App. No.
10/548,563
Granted
Nov 5, 2013
Kind
B2
Abstract

A semiconductor device ( 10 ) is made by mounting the bottom surfaces ( 31, 44, 54 ) of a semiconductor die ( 14 ) and a lead ( 15, 17 ) on a tape ( 12 ) and over a hole ( 19 ) in the tape. A vacuum is drawn through the hole to secure the die in place when the lead's top surface ( 43 ) is wirebonded to a top surface ( 32 ) of the semiconductor die. A molding material ( 49 ) is formed to encapsulate the top surface of the semiconductor die and to expose its bottom surface.

Claims (24)

1. A method of making a semiconductor device, comprising:

providing a semiconductor die having first and second opposed surfaces, wherein the semiconductor die has a solderable metal layer formed overlying the second surface;

providing a tape having an adhesive surface and a hole extending completely through the tape;

mounting the semiconductor die on the adhesive surface of the tape, wherein the semiconductor die covers the hole and a portion of the solderable metal layer is exposed through the hole;

drawing a vacuum through the hole to secure the semiconductor die;

attaching a wirebond to the first surface of the semiconductor die and to a lead disposed on the tape while drawing the vacuum;

forming an encapsulating layer overlying the wirebond, at least a portion of the lead and at least a portion of the semiconductor die while the tape is attached to the solderable metal layer; and

removing the tape so that surfaces of the lead and the solderable metal layer are exposed to provide package leads, wherein the exposed solderable metal layer provides an electrical contact for the semiconductor device when the semiconductor device is mounted to an electronic system.

2. The method of claim 1 , wherein the step of mounting the semiconductor die includes mounting the semiconductor die to a tape comprising metal foil having an adhesive material applied thereto.

3. The method of claim 1 , wherein the step of mounting the semiconductor die includes mounting the semiconductor die over a single hole in the tape.

4. The method of claim 1 , further comprising the step of singulating through the encapsulating layer and a portion of the lead to provide a packaged semiconductor device.

5. The method of claim 1 , further comprising the step of attaching a leadframe having at least one opening and including the lead to the adhesive surface of the tape, wherein the solderable metal layer and a surface of the lead are coplanar and wherein the semiconductor die is positioned in the opening of the leadframe.

6. A method of making a semiconductor device, comprising:

providing a tape having an adhesive surface and a hole extending completely through the tape;

mounting a leadframe having a conductive lead to the adhesive surface, wherein the leadframe has an opening surrounding the hole;

mounting a first surface of a semiconductor die to the adhesive surface so that the semiconductor die is within the opening and covers the hole, wherein the first surface comprises a solderable metal layer formed overlying the semiconductor die;

drawing a vacuum through the hole to secure the semiconductor die while attaching a first end of a bonding wire to a second surface of the semiconductor die and a second end of the bonding wire to the conductive lead;

encapsulating the bonding wire and the second surface of the semiconductor die and a second surface the conductive lead with an encapsulant;

exposing a first surface of the lead and the solderable metal through the encapsulant to provide package leads, wherein the solderable metal layer is configured as an electrical contact for semiconductor device when the semiconductor device is mounted to an electronic system; and

singulating through the encapsulant and a portion of the leadframe.

7. The method of claim 6 , wherein the step of mounting the semiconductor die includes mounting the semiconductor die so that a first surface of the lead is in a plane with the first surface of the semiconductor die, and wherein both first surfaces are adjacent the adhesive surface.

8. The method of claim 6 , the step of mounting the first surface of the semiconductor die includes mounting the first surface of the semiconductor die over only one hole in the tape.

9. The method of claim 6 , wherein the step of exposing includes covering the first surfaces of the semiconductor die and the conductive lead with the tape to block the encapsulant.

10. The method of claim 6 , wherein the step of providing the tape includes providing a tape comprising metal foil having an adhesive material applied thereto.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
RELEASE OF SECURITY INTEREST Recorded Sep 4, 2014
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033686/0092 →
SECURITY AGREEMENT Recorded Sep 10, 2007
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 019795/0808 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2005
From: KNAPP, JAMES HOWARD; YODER, JAY A.; ANDERSON, HAROLD G.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, L.L.C.
Reel/Frame 017534/0735 →