IP Library Granted Patent US 7,038,295
Granted Patent B2
US 7,038,295 · App. 10/623,390 · Granted May 2, 2006

DC/DC converter with depletion mode compound semiconductor field effect transistor switching device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,038,295
App. No.
10/623,390
Granted
May 2, 2006
Kind
B2
Abstract

In one embodiment, a dc/dc converter network ( 71 ) is described. The converter network ( 71 ) includes at least one GaAs depletion mode or normally on FET device ( 711, 712 ). The converter network ( 71 ) is a two-port system having a positive input terminal ( 710 ), a positive output terminal ( 730 ), and a negative input terminal ( 720 ) connected to a negative output terminal ( 740 ). A first GaAs depletion mode FET ( 711 ) is connected between the positive input terminal ( 710 ) and an internal node ( 795 ). A second GaAs depletion mode FET ( 712 ) is connected between the internal node ( 795 ) and the common negative terminals ( 720, 740 ). A control circuit ( 780 ) is connected gate leads of the two FETs ( 711, 712 ), to alternatively switch the devices from a current conducting mode to a current blocking mode. An inductor ( 760 ) is connected between the internal node ( 795 ) and the positive output terminal ( 730 ). The GaAs depletion mode devices provide a converter network with improved performance.

Claims (39)

1. A dc/dc converter comprising:

an inductor coupled to one of a positive output terminal and a positive input terminal;

a first depletion mode compound semiconductor switching FET connected to the inductor and configured to control current flow in the inductor;

a control circuit coupled to a gate of the first depletion mode compound semiconductor switching FET for switching the first depletion mode compound semiconductor switching FET between an on state and an off state; and

a capacitor coupled to the positive output terminal and a negative terminal.

2. The dc/dc converter of claim 1 wherein the first depletion mode compound semiconductor switching FET comprises a GaAs n-channel depletion mode junction field effect transistor.

3. The dc/dc converter of claim 1 further comprising a second depletion mode compound semiconductor switching FET coupled to the first depletion mode compound semiconductor FET and the control circuit and configured to control current flow in the inductor.

4. The dc/dc converter of claim 1 wherein the second depletion mode compound semiconductor switching FET comprises a GaAs n-channel depletion mode junction field effect transistor.

5. The dc/dc converter of claim 1 further comprising:

a second switching FET device coupled to the negative terminal and the control circuit; and

a diode having a cathode and an anode, wherein the anode is coupled to the negative terminal and the cathode is coupled between the inductor and the first depletion mode compound semiconductor switching FET, and wherein the first depletion mode compound semiconductor switching FET is connected to the positive input terminal, and wherein the inductor is coupled to a source of the first depletion mode compound semiconductor switching FET and the positive output terminal to form a buck converter.

6. The dc/dc converter of claim 5 wherein the second switching FET comprises a depletion mode compound semiconductor switching FET device.

7. The dc/dc converter of claim 6 wherein one of the first and second depletion mode compound semiconductor switching FETs comprises a GaAs n-channel depletion mode JFET.

8. The dc/dc converter of claim 6 wherein both the first and second depletion mode compound semiconductor switching FETs comprise GaAs n-channel depletion mode JFETs.

9. The dc/dc converter of claim 1 further comprising a second depletion mode compound semiconductor switching FET device coupled to a negative terminal and the control circuit, and wherein the inductor is coupled between the positive input terminal and a drain of the first depletion mode compound semiconductor switching FET device to form a boost converter.

10. The dc/dc converter of claim 9 wherein one of the first and second depletion mode compound semiconductor switching FETs comprises a GaAs n-channel depletion mode junction field effect transistor.

11. The dc/dc converter of claim 9 wherein both the first and second depletion mode compound semiconductor switching FETs comprise GaAs n-channel depletion mode junction field effect transistors.

12. The dc/dc converter of claim 1 wherein the first depletion mode compound semiconductor switching FET comprises:

a body of semiconductor material comprising a first conductivity type, wherein the body of semiconductor material has an upper surface and a lower surface opposing the upper surface, wherein the lower surface provides a drain contact;

a first trench formed in the body of semiconductor material and extending from the upper surface, wherein the first trench has a first width, a first depth from the upper surface, first sidewalls, and a first bottom surface;

a second trench formed within the first trench, wherein the second trench has a second width, a second depth from the first surface, second sidewalls and a second bottom surface;

a first source region formed in the body of semiconductor material extending from the upper surface and spaced apart from the first trench; and

a doped gate region formed in at least a portion of the second sidewalls and the second bottom surface, wherein the doped gate region comprises a second conductivity type.

13. The device of claim 12 wherein the body of semiconductor material comprises GaAs.

14. A dc/dc converter network comprising:

a first vertical trench gate compound semiconductor depletion mode FET device;

an inductor connected to the first FET device and one of a positive input terminal and a positive output terminal;

a gate control device connected to the first FET device;

a second vertical trench gate compound semiconductor depletion mode FET device connected to a negative terminal, the gate control device and the first vertical trench compound semiconductor depletion mode FET device; and

a capacitor connected to the positive output terminal.

15. The dc/dc converter network of claim 14 wherein one of the first and second vertical trench gate compound semiconductor depletion mode FET devices comprises a GaAs n-channel depletion mode junction field effect transistor.

16. The dc/dc converter network of claim 14 wherein the first and second vertical trench gate compound semiconductor depletion mode FET devices comprise GaAs n-channel depletion mode junction field effect transistors.

17. A dc/dc converter circuit including:

an inductor connected to one of a positive input terminal and a positive output terminal;

a first GaAs depletion mode vertical trench gate JFET device connected to the inductor;

a second GaAs depletion mode vertical trench gate JFET device connected to the first JFET device and a negative terminal;

a gate control device connected to the first and second JFET devices; and

a capacitor connected to the positive output terminal and the negative terminal.

18. The dc/dc converter circuit of claim 17 wherein one of the first and second GaAs depletion mode vertical trench gate JFET devices comprises an n-channel device.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2005
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 016183/0001 →
SECURITY INTEREST Recorded Dec 23, 2003
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, AS COLLATERAL AGENT
Reel/Frame 014830/0212 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2003
From: HADIZAD, PEYMAN
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, L.L.C.
Reel/Frame 014314/0792 →