IP Library Granted Patent US 7,019,582
Granted Patent B2
US 7,019,582 · App. 10/711,624 · Granted Mar 28, 2006

Silicon-on-insulator device structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,019,582
App. No.
10/711,624
Granted
Mar 28, 2006
Kind
B2
Abstract

A silicon-on-insulator device structure having a silicon-on-insulator substrate, a transistor and a control transistor is provided. The transistor and the control transistor are disposed on the silicon-on-insulator substrate. The transistor and the control transistor share a common source region. The drain region of the transistor is electrically connected to the main body of the transistor. By forming of a control transistor between the source terminal and the main body of the transistor and switching the control transistor on or off on demand, the silicon-on-insulator device embodies the advantages of both floating-body effect and body-tied characteristic.

Claims (5)

1. A method of operating a silicon-on-insulator device, wherein the silicon-an-insulator device includes a transistor and a control transistor such that the transistor and the control transistor share a common source region and the drain region of the control transistor is electrically connected to the main body of the transistor, the operating method comprising the following steps:

switching the transistor on by:

applying a bias voltage Vcc to the drain terminal and the gate terminal of the transistor and applying 0V to the source terminal of the transistor and the gate terminal of the control transistor, thereby terminating electrical connection between the main body of the transistor with the source terminal of the transistor so that the transistor has a characteristic of floating-body silicon-on-insulator device; and

switching the transistor off by:

applying the bias voltage Vcc to the drain terminal of the transistor and the gate terminal of the control transistor and applying 0V to the gate terminal and source terminal of the transistor, thereby forming an electrical connection between the main body of the transistor and the source terminal of the transistor so that the transistor has a characteristic of non-floating body silicon-on-insulator device.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2020
From: POWERCHIP TECHNOLOGY CORPORATION
To: NEXCHIP SEMICONDUCTOR CORPORATION
Reel/Frame 053704/0522 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2020
From: POWERCHIP SEMICONDUCTOR MANUFACTURING CORPORATION
To: POWERCHIP TECHNOLOGY CORPORATION
Reel/Frame 052337/0735 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2019
From: POWERCHIP TECHNOLOGY CORPORATION
To: POWERCHIP SEMICONDUCTOR MANUFACTURING CORPORATION
Reel/Frame 049746/0981 →
CHANGE OF NAME Recorded Jun 28, 2019
From: POWERCHIP SEMICONDUCTOR CORP.
To: POWERCHIP TECHNOLOGY CORPORATION
Reel/Frame 049629/0240 →