IP Library Granted Patent US 7,588,950
Granted Patent B2
US 7,588,950 · App. 10/882,536 · Granted Sep 15, 2009

Test pattern for reliability measurement of copper interconnection line having moisture window and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,588,950
App. No.
10/882,536
Granted
Sep 15, 2009
Kind
B2
Abstract

Disclosed is a test pattern for a reliability measurement of a copper interconnection line having a moisture window and a method for manufacturing the same. The method includes the steps of: a first inter-layer insulation layer formed on the substrate; a plurality of bottom copper interconnection lines buried in the first inter-layer insulation layer; a second inter-layer insulation layer on the plurality of bottom copper interconnection lines and the first inter-layer insulation layer; a plurality of top copper interconnection lines filled in the second inter-layer insulation layer and connected to the plurality of bottom copper interconnection lines through the plurality of via contacts; and a passivation layer covering the plurality of top copper interconnection lines and having a plurality of moisture windows in which moistures are flown during an electro migration (EM) test.

Claims (14)

1. A method for fabricating a test pattern for reliability measurement of a copper interconnection line with a moisture window, comprising the steps of:

forming a trench inside a first inter-layer insulation layer on the substrate;

forming a second inter-layer insulation layer on a plurality of bottom copper interconnection lines and the first inter-layer insulation layer;

forming a plurality of top copper interconnection lines buried in the second inter-layer insulation layer through a dual damascene process and connected to the plurality of bottom copper interconnection lines through a plurality of via contacts; and

forming a plurality of passivation layers above the second inter-layer insulation layer and the plurality of top copper interconnection lines, each passivation layer having a width broader than a corresponding top copper interconnection line to cover the corresponding top copper interconnection line; and

forming a plurality of moisture windows between the plurality of passivation layers to open a top portion of the second inter-layer insulation layer allowing moisture to flow in through the second inter-layer insulation layer to flow into the top copper interconnection lines during an electro migration (EM) test,

wherein each of the plurality of moisture windows is a line shaped window opening a top portion of the second inter-layer insulation layer,

wherein the step of forming the passivation layer comprises the steps of:

forming the passivation layer covering the second inter-layer insulation layer and the plurality of top copper interconnection lines;

opening one side of the plurality of top copper interconnection lines by applying a pad etching process to the passivation layer;

forming a plurality of aluminum pads connected to the each corresponding top copper interconnection lines; and

forming a moisture window mask on the passivation layer and the plurality of aluminum pads.

2. The method of claim 1 , wherein the moisture window is a line shaped window opening a top portion of the second inter-layer insulation layer in order to make the moisture flown in through the second inter-layer insulation layer to flow into the top copper interconnection line.

3. The method of claim 1 , wherein the plurality of bottom copper interconnection lines and the plurality of top copper interconnection lines are surrounded by a diffusion barrier layer for preventing a diffusion of the copper atoms.

Assignments (4)
CHANGE OF NAME Recorded Mar 12, 2024
From: KEY FOUNDRY CO., LTD.
To: SK KEYFOUNDRY INC.
Reel/Frame 066794/0290 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2020
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: KEY FOUNDRY CO., LTD.
Reel/Frame 053703/0227 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2009
From: HYNIX SEMICONDUCTOR INC.
To: MAGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 023056/0279 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2004
From: KIM, SANG-YOUNG
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 015546/0185 →