IP Library Granted Patent US 7,376,260
Granted Patent B2
US 7,376,260 · App. 11/011,384 · Granted May 20, 2008

Method for post-OPC multi layer overlay quality inspection

Assignee: LSI Logic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,376,260
App. No.
11/011,384
Granted
May 20, 2008
Kind
B2
Abstract

A method for performing post-optical proximity correction (OPC) multi layer overlay quality inspection includes the steps of generating a virtual target mask for a first mask and a second mask overlay using design rules at least partially defining the relationship between the first mask and the second mask; creating a composite aerial image representing a first mask image formed from the first mask and a second mask image formed by the second mask by performing imaging of the first mask and the second mask and overlaying the second mask image onto the first mask image; generating an overlay image map of the composite aerial image using the design rules at least partially defining the relationship between the first mask and the second mask; and comparing the overlay image map area and the virtual target mask area.

Claims (63)

1. A method for performing post-optical proximity correction (OPC) multi layer overlay quality inspection, comprising:

generating a virtual target mask for a first mask and a second mask overlay using design rules at least partially defining the relationship between the first mask and the second mask;

creating a composite aerial image representing a first mask image formed from the first mask and a second mask image formed by the second mask by performing imaging of the first mask and the second mask and overlaying the second mask image onto the first mask image;

generating an overlay image map of the composite aerial image using the design rules at least partially defining the relationship between the first mask and the second mask; and

comparing the overlay image map area and the virtual target mask area, wherein the step of comparing the overlay image map area and the virtual target mask area comprises:

calculating the area of the overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the overlay image map matches the area calculated for the virtual target mask within the predetermined tolerance.

2. The method as claimed in claim 1 , further comprising:

introducing an overlay error in the second mask;

creating a second composite aerial image representing the first mask image and the second mask image having the introduced error by performing imaging of the first mask and the second mask having the introduced error and overlaying the second mask image having the introduced error onto the first mask image;

generating a second overlay image map of the second composite aerial image using the predetermined design rules defining the relationship between the first mask and the second mask having the introduced error; and

comparing the second overlay image map area and the virtual target mask area.

3. The method as claimed in claim 2 , wherein the introduced overlay error comprises at least one of an alignment error, a rotational error, a magnification error, or the like.

4. The method as claimed in claim 2 , wherein the step of comparing the second overlay image map area and the virtual target mask area comprises:

calculating the area of the second overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the second overlay image map matches the area calculated for the virtual target mask within the predetermined tolerance.

5. The method as claimed in claim 1 , wherein the relationship between the first mask and the second mask comprises a Boolean operation.

6. The method as claimed in claim 1 , wherein the virtual target mask comprises a diffusion/poly post overlay target.

7. The method as claimed in claim 1 , wherein the virtual target mask comprises a contact/metal mask overlay target.

8. A computer-readable medium having computer-executable instructions for executing a method for performing post-optical proximity correction (OPC) multi layer overlay quality inspection, the method comprising:

generating a virtual target mask for a first mask and a second mask overlay using design rules at least partially defining the relationship between the first mask and the second mask;

creating a composite aerial image representing a first mask image formed from the first mask and a second mask image formed by the second mask by performing imaging of the first mask and the second mask and overlaying the second mask image onto the first mask image;

generating an overlay image map of the composite aerial image using the design rules at least partially defining the relationship between the first mask and the second mask; and

comparing the overlay image map area and the virtual target mask area, wherein the step of comparing the overlay image map area and the virtual target mask area comprises:

calculating the area of the overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the overlay image map matches the area calculated for the virtual target mask within the predetermined tolerance.

9. The computer readable medium as claimed in claim 8 , wherein the method further comprises:

introducing an overlay error in the second mask;

creating a second composite aerial image representing the first mask image and the second mask image having the introduced error by performing imaging of the first mask and the second mask having the introduced error and overlaying the second mask image having the introduced error onto the first mask image;

generating a second overlay image map of the second composite aerial image using the predetermined design rules defining the relationship between the first mask and the second mask having the introduced error; and

comparing the second overlay image map area and the virtual target mask area.

10. The computer readable medium as claimed in claim 9 , wherein the introduced error comprises at least one of an alignment error, a rotational error, a magnification error, or the like.

11. The computer readable medium as claimed in claim 9 , wherein the step of comparing the second overlay image map area and the virtual target mask area comprises:

calculating the area of the second overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the second overlay image map matches the area calculated for the virtual target mask within a second predetermined tolerance.

12. The computer readable medium as claimed in claim 8 , wherein the relationship between the first mask and the second mask comprises a Boolean operation.

13. The computer readable medium as claimed in claim 8 , wherein the virtual target mask comprises a diffusion/poly post-OPC mask overlay target.

14. The computer readable medium as claimed in claim 8 , wherein the virtual target mask comprises a contact/metal post-OPC mask overlay target.

15. A semi-conductor integrated circuit device manufactured refined masks using a method for performing post-optical proximity correction (OPC) multi layer overlay quality inspection, the method comprising:

generating a virtual target mask for a first mask and a second mask overlay using design rules at least partially defining the relationship between the first mask and the second mask;

creating a composite aerial image representing a first mask image formed from the first mask and a second mask image formed by the second mask by performing imaging of the first mask and the second mask and overlaying the second mask image onto the first mask image;

generating an overlay image map of the composite aerial image using the design rules at least partially defining the relationship between the first mask and the second mask; and

comparing the overlay image map area and the virtual target mask area, wherein the step of comparing the overlay image map area and the virtual target mask area comprises:

calculating the area of the overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the overlay image map matches the area calculated for the virtual target mask within a predetermined tolerance.

16. The semi-conductor integrated circuit device as claimed in claim 15 , wherein the method further comprises:

introducing an overlay error in the second mask;

creating a second composite aerial image representing the first mask image and the second mask image having the introduced error by performing imaging of the first mask and the second mask having the introduced error and overlaying the second mask image having the introduced error onto the first mask image;

generating a second overlay image map of the second composite aerial image using the predetermined design rules defining the relationship between the first mask and the second mask having the introduced error; and

comparing the second overlay image map area and the virtual target mask area.

17. The semi-conductor integrated circuit device as claimed in claim 16 , wherein the introduced overlay error comprises at least one of an alignment error, a rotational error, a magnification error, or the like.

18. The semi-conductor integrated circuit device as claimed in claim 16 , wherein the step of comparing the second overlay image map area and the virtual target mask area comprises:

calculating the area of the second overlay image map;

calculating the area of the virtual target mask; and

determining if the area calculated for the second overlay image map matches the area calculated for the virtual target mask within a predetermined tolerance.

19. The semi-conductor integrated circuit device as claimed in claim 15 , wherein the relationship between the first mask and the second mask comprises a Boolean operation.

20. The semi-conductor integrated circuit device as claimed in claim 15 , wherein the virtual target mask comprises a diffusion/poly post-OPC mask overlay target.

21. The semi-conductor integrated circuit device as claimed in claim 15 , wherein the virtual target mask comprises a contact/metal post-OPC mask overlay target.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Apr 15, 2022
From: CORTLAND CAPITAL MARKET SERVICES LLC
To: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
Reel/Frame 059720/0223 →
SECURITY INTEREST Recorded Feb 1, 2018
From: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
To: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT
Reel/Frame 045216/0020 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2017
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.; BROADCOM CORPORATION
To: BELL SEMICONDUCTOR, LLC
Reel/Frame 044887/0109 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
CHANGE OF NAME Recorded Jun 6, 2014
From: LSI LOGIC CORPORATION
To: LSI CORPORATION
Reel/Frame 033102/0270 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2004
From: CALLEN, NEAL; BELOVA, NADYA
To: LSI LOGIC CORPORATION
Reel/Frame 016088/0056 →
Continuity (2)
Continuation In Part 1015562000 · May 22, 2002
Related Publication 20050100802A1 · May 12, 2005