IP Library Granted Patent US 7,406,619
Granted Patent B2
US 7,406,619 · App. 11/088,395 · Granted Jul 29, 2008

Cache synchronization in a RAID subsystem using serial attached SCSI and/or serial ATA

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,406,619
App. No.
11/088,395
Granted
Jul 29, 2008
Kind
B2
Abstract

A RAID system includes a pair of RAID controllers adapted to operate in active-active mode, each controller including a cache memory and at least one SAS/SATA I/O chip connected to a plurality of hard disk drives. Each SAS/SATA I/O chip includes more SAS/SATA ports than required to carry data to the hard drives. The caches in the respective controllers are synchronized via the extra SAS/SATA ports in each controller.

Claims (34)

1. A RAID system comprising:

a host input/output circuit;

a plurality of hard disk drives;

a first RAID controller and a second RAID controller, each of said RAID controllers including a cache memory, and each of said RAID controllers electrically connected to said plurality of hard disk drives;

in each of said RAID controllers, a processor electrically connected to said host input/output circuit and said cache memory; and

a first serial attached SCSI (SAS) or serial ATA (SATA) (SAS/SATA) input/output (I/O) circuit associated with said first RAID controller, and a second SAS/SATA I/O circuit associated with said second RAID controller;

wherein said first SAS/SATA I/O circuit includes a first SAS/SATA I/O chip having a first SAS/SATA I/O port and a second SAS/SATA I/O chip having a second SAS/SATA I/O port, and said second SAS/SATA I/O circuit includes a third SAS/SATA I/O chip having a third SAS/SATA I/O port and a fourth SAS/SATA I/O chip having a fourth SAS/SATA I/O port, and wherein said first SAS/SATA I/O port is connected to said third SAS/SATA I/O port and said second SAS/SATA I/O port is connected to said fourth SAS/SATA I/O port;

wherein said plurality of disk drives includes a first plurality of hard disk drives and a second plurality of disk drives, each of said first SAS/SATA I/O chip and said third SAS/SATA I/O chip is connected to said first plurality of disk drives, and each of said second I/O chip and said fourth I/O chip is connected to said second plurality of hard disk drives.

2. A RAID controller as in claim 1 wherein said first SAS/SATA I/O circuit includes at least four SAS/SATA IO ports, each of said SAS/SATA I/O ports comprising a SAS/SATA transceiver, and wherein a first plurality of said SAS/SATA I/O ports are connected to said plurality of hard disks and a second plurality of said SAS/SATA I/O ports are connected to said second SAS/SATA I/O circuit.

3. A RAID controller as in claim 1 wherein said RAID controller is adapted to communicate with said hard drives in active-active mode with said second RAID controller.

4. A RAID controller as in claim 1 wherein said SAS/SATA I/O circuit is capable of communicating at a rate of 500 Megabytes/second or more.

5. A RAID system comprising:

a plurality of hard disk drives;

a first RAID controller and a second RAID controller, each of said RAID controllers including a cache memory, and each of said RAID controllers electrically connected to said plurality of hard disk drives;

a first serial attached SCSI (SAS) or serial ATA (SATA) (SAS/SATA) input/output (I/O) circuit associated with said first RAID controller and a second SAS/SATA I/O circuit associated with said second RAID controller; and

said first SAS/SATA I/O circuit directly electrically connected to said second SAS/SATA I/O circuit;

wherein said first SAS/SATA I/O circuit includes a first plurality of SAS/SATA ports and said second SAS/SATA I/O circuit includes a second plurality of SAS/SATA ports, and wherein each said SAS/SATA port in said first plurality of SAS/SATA ports is connected to one of said SAS/SATA ports in said second plurality of SAS/SATA ports,

wherein said first SAS/SATA I/O circuit includes a first SAS/SATA I/O chip having a first SAS/SATA I/O port and a second SAS/SATA I/O chip having a second SAS/SATA I/O port, and said second SAS/SATA I/O circuit includes a third SAS/SATA I/O chip having a third SAS/SATA I/O port and a fourth SAS/SATA I/O chip having a fourth SAS/SATA I/O port, and

wherein said first SAS/SATA I/O port is connected to said third SAS/SATA I/O port and said second SAS/SATA I/O port is connected to said fourth SAS/SATA I/O port, and wherein said plurality of disk drives includes a first plurality of hard disk drives and a second plurality of disk drives, each of said first SAS/SATA I/O chip and said third SAS/SATA I/O chip is connected to said first plurality of disk drives, and each of said second I/O chip and said fourth I/O chip is connected to said second plurality of hard disk drives.

6. A RAID controller as in claim 5 wherein each of said SAS/SATA I/O ports includes a SAS/SATA transceiver.

7. A RAID controller as in claim 5 wherein said first SAS/SATA I/O circuit includes a first SAS/SATA transceiver and said second SAS/SATA I/O circuit includes a second SAS/SATA transceiver, and said first SAS/SATA transceiver is electrically connected to said second SAS/SATA transceiver.

8. A method of cache synchronization between a first RAID controller and a second RAID controller, said method comprising:

providing a first RAID controller and a second RAID controller;

connecting said first RAID controller to each of a plurality of hard drives and connecting said second RAID controller to each of said plurality of hard drives;

providing a first SAS/SATA port in said first RAID controller and a second SAS/SATA port in said second RAID controller; and

cache synchronizing said two controllers via direct electrical connection between said first and second SAS/SATA ports.

9. A method as in claim 8 wherein said providing comprises providing a first pair of SAS/SATA ports in said first RAID controller and providing a second pair of SAS/SATA ports in said second RAID controller, and said cache synchronizing comprises cache synchronizing said two controllers via said first pair of SAS/SATA ports and said second pair of SAS/SATA ports.

10. A method of controlling data flow to a plurality of hard drives, said method comprising:

providing a first RAID controller and a second RAID controller;

connecting said first RAID controller to each of said plurality of hard drives and connecting said second RAID controller to each of said plurality of hard drives;

providing at least three SAS/SATA ports in each of said RAID controllers;

directing data flow to said hard drives via at least two of said SAS/SATA ports in each of said RAID controllers; and

cache synchronizing said first and second RAID controllers via a direct electrical connection between at least one of said SAS/SATA ports in each of said RAID controllers.

11. A method as in claim 10 wherein said providing comprises providing at least four SAS/SATA ports, and said cache synchronizing comprises synchronizing said first and second RAID controllers via two of said SAS/SATA ports in each of said RAID controllers.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2013
From: ADAPTEC, INC.
To: PMC-SIERRA, INC.
Reel/Frame 030899/0567 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2005
From: LYNN, WILLIAM E.
To: ADAPTEC, INC.
Reel/Frame 016422/0711 →