IP Library Granted Patent US 7,271,496
Granted Patent B2
US 7,271,496 · App. 11/162,637 · Granted Sep 18, 2007

Integrated circuit package-in-package system

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,271,496
App. No.
11/162,637
Granted
Sep 18, 2007
Kind
B2
Abstract

A package-in-package system is provided including forming a top substrate having a first integrated circuit electrically connected thereto and mounting a second integrated circuit over the first integrated circuit. The system includes forming first electrical connectors on the second integrated circuit and encapsulating the second integrated circuit in a first encapsulant with the first electrical connectors exposed. The system includes mounting the second integrated circuit over a bottom substrate with the first electrical connectors electrically connected thereto and encapsulating the top substrate and the first encapsulant in a second encapsulant.

Claims (50)

1. A package-in-package system comprising:

forming a top substrate having a first integrated circuit electrically connected thereto;

mounting a second integrated circuit over the first integrated circuit;

forming first electrical connectors on the second integrated circuit;

encapsulating the second integrated circuit in a first encapsulant with the first electrical connectors exposed;

mounting the second integrated circuit over a bottom substrate with the first electrical connectors electrically connected thereto; and

encapsulating the top substrate and the first encapsulant in a second encapsulant.

2. The system as claimed in claim 1 further comprising encapsulating the first integrated circuit in a third encapsulant.

3. The system as claimed in claim 1 further comprising electrically connecting the top and bottom substrates.

4. The system as claimed in claim 1 further comprising:

forming second electrical connectors on the bottom substrate; and

electrically connecting the first electrical connectors to the second electrical connectors.

5. The system as claimed in claim 1 further comprising forming third electrical connectors on the bottom of the bottom substrate electrically connected to the top substrate and the first electrical connectors.

6. A package-in-package system comprising:

forming a top substrate having a first set of integrated circuits electrically connected by wire bonds thereto;

mounting a second set of integrated circuits over the first set of integrated circuits;

forming stud bumps on the second set of integrated circuits;

encapsulating the second set of integrated circuits in a first encapsulant with the stud bumps exposed;

flipping the second set of integrated circuits over a bottom substrate to mount the second set of integrated circuits with the stud bumps electrically connected thereto; and

encapsulating the top substrate and the first encapsulant in a second encapsulant.

7. The system as claimed in claim 6 further comprising encapsulating the first set of integrated circuits in a third encapsulant.

8. The system as claimed in claim 6 further comprising electrically connecting the top and bottom substrates by wire bonding.

9. The system as claimed in claim 6 further comprising:

forming solder balls on the bottom substrate; and

electrically connecting the stud bumps to the solder balls.

10. The system as claimed in claim 6 further comprising forming a ball grid array on the bottom of the bottom substrate electrically connected to the top substrate and the stud bumps.

11. A package-in-package system comprising:

a top substrate;

a first integrated circuit electrically connected to the top substrate;

a second integrated circuit over the first integrated circuit;

first electrical connectors on the second integrated circuit;

a first encapsulant encapsulating the second integrated circuit with the first electrical connectors exposed;

a bottom substrate having the second integrated circuit electrically connected thereto by the first electrical connectors; and

a second encapsulant encapsulating the top substrate.

12. The system as claimed in claim 11 further comprising a third encapsulant encapsulating the first integrated circuit.

13. The system as claimed in claim 11 further comprising wire bonds electrically connecting the top and bottom substrates.

14. The system as claimed in claim 11 further comprising:

second electrical connectors on the bottom substrate; and

the first electrical connectors electrically connected to the second electrical connectors.

15. The system as claimed in claim 11 further comprising third electrical connectors on the bottom of the bottom substrate and electrically connected to the top substrate and the first electrical connectors.

16. A package-in-package system comprising:

a top substrate;

a first set of integrated circuits electrically connected by wire bonds to the top substrate;

a bottom substrate;

a second set of integrated circuits mounted over the first set of integrated circuits, the second set of integrated circuits having stud bumps thereon and encapsulated in a first encapsulant with the stud bumps exposed, the second set of integrated circuits over the bottom substrate with the stud bumps electrically connected thereto; and

a second encapsulant encapsulating the top substrate and the first encapsulant.

17. The system as claimed in claim 16 further comprising a third encapsulant encapsulating the first set of integrated circuits.

18. The system as claimed in claim 16 further comprising bond wires electrically connecting the top and bottom substrates.

19. The system as claimed in claim 16 further comprising solder balls on the bottom substrate electrically connected to the stud bumps.

20. The system as claimed in claim 16 further comprising a ball grid array on the bottom of the bottom substrate electrically connected to the top substrate and the stud bumps.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF RECEIVING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 38378 FRAME 343. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 25, 2024
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 067529/0684 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0343 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2005
From: KIM, JONG KOOK
To: STATS CHIPPAC LTD.
Reel/Frame 016548/0352 →
Continuity (2)
Provisional Application 6065006400 · Feb 4, 2005
Related Publication 20060189033A1 · Aug 24, 2006