IP Library Granted Patent US 7,364,941
Granted Patent B2
US 7,364,941 · App. 11/207,293 · Granted Apr 29, 2008

Circuit device manufacturing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,364,941
App. No.
11/207,293
Granted
Apr 29, 2008
Kind
B2
Abstract

A circuit device manufacturing method is provided, wherein the adhesion of an overcoat resin, formed on a conductive wiring layer, to a sealing resin layer is improved by irradiating plasma onto the overcoat resin. A first conductive film 23 A and a second conductive film 23 B, which are laminated with an interlayer insulating layer 22 interposed in between, are formed. By selectively removing the first conductive film, a first conductive wiring layer 12 A is formed and the first conductive wiring layer is covered with an overcoat resin 18 . Overcoat resin 18 is irradiated with plasma to roughen its top surface. A sealing resin layer 17 is formed so as to cover the top surface of the roughened overcoat resin 18 and circuit elements 13.

Claims (27)

1. A method of manufacturing a circuit device comprising:

preparing sheet that includes a first conductive wiring layer, an overcoat resin that covers the first conductive wiring layer selectively, so as to cover an edge of the first conductive wiring layer, and a plating film that covers the first conductive wiring layer exposed from an opening of the overcoat resin;

affixing a circuit element on the overcoat resin and electrically connecting the circuit element to the first conductive wiring layer via the plating film and conductive wires;

irradiating plasma onto the overcoat resin, the plating film, the conductive wires and the circuit element; and

forming a resin layer so as to cover the circuit element, the overcoat resin, the conductive wires and the plating film.

2. The method of claim 1 , wherein

in the step of irradiating plasma, the top surface of the overcoat resin is roughened.

3. The method of claim 1 , wherein the circuit element and the first conductive wiring layer are connected by a metal wire and wherein the irradiating plasma roughens a surface of the metal wire.

4. The method of claim 1 wherein affixing the circuit element is executed before irradiating plasma onto the overcoat resin.

5. The method of claim 1 wherein the overcoat resin is formed of a dry film.

6. A circuit device comprising

a first conductive wiring layer;

an overcoat resin that covers the first conductive wiring layer selectively so as to cover an edge of the first conductive wiring layer;

a plating film that covers the first conductive wiring layer exposed from an opening of the overcoat resin;

a circuit element which is affixed on the overcoat resin and electrically connected to the first conductive wiring layer via the plating film and conductive wires; and

a resin layer that covers the circuit element, the overcoat resin, the conductive wires and the plating film;

wherein irregularity is formed by irradiating plasma to roughen surfaces of the circuit element, the overcoat resin and the conductive wires.

7. The device of claim 6 wherein the overcoat resin is formed of a dry film.

8. A circuit device comprising

a first conductive wiring layer and a second conductive wiring layer that are laminated with an interlayer insulating layer interposed therebetween;

multilayer connection means connecting the first conductive wiring layer and the second conductive wiring layer at a desirable portion by penetrating the interlayer insulating layer;

an overcoat resin that covers the first conductive wiring layer selectively so as to cover an edge of the first conductive wiring layer;

a plating film that covers the first conductive wiring layer exposed from an opening of the overcoat resin;

a circuit element which is affixed on the overcoat resin and electrically connected to the first conductive wiring layer via the plating film and conductive wires; and

a resin layer that covers the circuit element, the overcoat resin, the conductive wires and the plating film;

wherein irregularity is formed by irradiating plasma to roughen surfaces of the circuit element, the overcoat resin and the conductive wires.

9. The device of claim 8 wherein the overcoat resin is formed of a dry film.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2014
From: KANTO SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033713/0296 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033670/0750 →