Method and apparatus for synchronization of row and column access operations
View Patent ↗A circuit for synchronizing row and column access operations in a semiconductor memory having an array of bit line pairs, word lines, memory cells, sense amplifiers, and a sense amplifier power supply circuit for powering the sense amplifiers, the circuit comprising, a first delay circuit for delaying a word line timing pulse by a first predetermined period, a first logic circuit for logically combining the word line timing pulse and the delayed word line timing pulse to produce a sense amplifier enable signal, for enabling a sense amplifier power supply circuit, a second delay circuit for delaying the word line timing pulse by a second predetermined period, and a second logic circuit for logically combining the word line timing pulse and the second delayed word line timing pulse to produce a column select enable signal, for enabling selected ones of a plurality of column access devices wherein the second predetermined time period is selected so that ones of a plurality of column access devices are activated after the sense amplifier power supply circuit is enabled.
1. A semiconductor memory device comprising:
a memory array including a plurality of memory cells, a plurality of bit lines, and a plurality of word lines;
a plurality of sense amplifiers for sensing and amplifying signals from said bit lines;
a plurality of column access devices for coupling said bit lines to a data line of the memory device;
first and second circuits for delaying a word line timing pulse, the first and second circuits being coupled to each other such that the first circuit delays the word line timing pulse to provide a delayed word line timing pulse and the second circuit further delays the word line timing pulse to provide a further delayed word line timing pulse;
a third circuit for enabling the sense amplifier at a first time corresponding to said delayed word line timing pulse; and
a fourth circuit for enabling the column access device at a second time corresponding to the said further delayed word line timing pulse.
2. The memory device as claimed in claim 1 , wherein the third circuit includes a logic circuit for using said delayed word line timing pulse and generating a sense amplifier enable signal to activate the sense amplifier.
3. The memory device as claimed in claim 1 , wherein the fourth circuit includes a logic circuit for using said further delayed word line timing pulse and generating a column access enable signal to activate the column access device.
4. An apparatus for operating a semiconductor memory device having a plurality of memory cells arranged in rows and columns, and a plurality of word lines and bit lines, said apparatus comprising:
a first circuit for delaying a word line timing signal;
a second circuit for activating a sense amplifier at a first time corresponding to the delayed word line timing signal, the sense amplifier sensing and amplifying a signal from a selected memory cell;
a third circuit for further delaying the word line timing signal; and
a fourth circuit for activating a column access device at a second time corresponding to the further delayed word line timing signal, the column access device connecting the selected memory cell to a data line of the memory device.
5. The apparatus as claimed in claim 4 , wherein the second circuit includes a logic circuit for generating a sense amplifier enable signal for activating the sense amplifier, in response to the delayed word line timing signal.
6. The apparatus as claimed in claim 4 , wherein the fourth circuit includes a logic circuit for generating a column access enable signal for activating the column access device, in response to the delayed word line timing signal.