Micro chip-scale-package system
View Patent ↗A micro chip-scale-package system including providing a metal pattern on an adhesion material, attaching an integrated circuit die to the metal pattern, and molding an encapsulant over the integrated circuit die and the metal pattern.
1. A micro chip-scale-package system comprising:
forming a metal pattern on an adhesion material and over a temporary film wherein forming the metal pattern comprises forming a gold pattern, a copper pattern, a nickel coating, and a gold coating;
mounting an integrated circuit die over the temporary film having an electrical interconnection between the integrated circuit die and the metal pattern;
molding an encapsulant over the integrated circuit die and the electrical interconnection on the temporary film; and
removing the temporary film and substantially exposing signal I/O pins.
2. The system as claimed in claim 1 wherein molding the encapsulant comprises holding the metal pattern and the integrated circuit substantially fixed in the encapsulant.
3. The system as claimed in claim 1 wherein mounting the integrated circuit die comprises applying a die attach adhesive between the film and the integrated circuit die.
4. The system as claimed in claim 1 further comprising attaching a system interconnect formed from solder.
5. A micro chip-scale-package system comprising:
a metal pattern on an adhesion material wherein the metal pattern is the metal pattern over a temporary film and wherein the metal pattern comprises a gold pattern, a copper pattern, a nickel coating, and a gold coating; and
an integrated circuit die attached to the metal pattern wherein the integrated circuit die is the integrated circuit die over the temporary film having an electrical interconnection between the integrated circuit die and the metal pattern; and
an encapsulant over the integrated circuit die and the metal pattern wherein the encapsulant is the encapsulant over the integrated circuit die and the electrical interconnection on the temporary film; and further comprising:
signal I/O pins exposed on a bottom surface of the micro chip-scale-package.
6. The system as claimed in claim 5 wherein the encapsulant comprises the metal pattern and the encapsulant on the adhesion material.
7. The system as claimed in claim 5 wherein the metal pattern comprises:
a first set of signal I/O pins; and
a second set of signal I/O pins for increased I/O pin count.
8. The system as claimed in claim 5 further comprising a heat spreader on a bottom surface of the micro chip-scale-package system.
9. The system as claimed in claim 5 further comprising a heat spreader on a bottom surface of the micro chip-scale package system and a system interconnect on signal I/O pins.
10. The system as claimed in claim 5 wherein the encapsulant comprises the metal pattern and the integrated circuit substantially fixed in the encapsulant.
11. The system as claimed in claim 5 wherein the integrated circuit die comprises a die attach adhesive between the film and the integrated circuit die.
12. The system as claimed in claim 5 further comprising a system interconnect formed from solder.