IP Library Granted Patent US 7,587,015
Granted Patent B2
US 7,587,015 · App. 11/355,599 · Granted Sep 8, 2009

Asynchronous digital data capture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,587,015
App. No.
11/355,599
Granted
Sep 8, 2009
Kind
B2
Abstract

The present invention provides asynchronous digital capture by first, capturing the digital output of the device under test (DUT) clock on an automated test equipment (ATE) digital channel. Next, the NRZ output data of the DUT is captured while the clock signal is captured on adjacent ATE channels. Next, the digital clock data is analyzed such that a frequency spectrum is generated. From the spectrum, the frequency and phase of the clock is calculated. From the clock frequency, the number of device cycles captured is determined. From the phase of the clock, the captured data is aligned with the clock data to determine which device cycles have been oversampled.

Claims (14)

1. A method for asynchronous digital capture comprising:

concurrently capturing a digital output of a device under test (DUT) clock on an automated test equipment (ATE) digital channel and capturing NRZ output data of the DUT on adjacent ATE channels;

analyzing the digital clock data such that a frequency spectrum is generated;

determining a frequency and phase of the clock from the spectrum;

determining a number of device cycles captured from the clock frequency; and

determining an alignment of the captured NRZ output data to the number of device cycles from the phase of the clock.

2. A method, as defined in claim 1 , the step of analyzing including:

multiplying the digital clock data by a digital signal processing (DSP) window; and

performing a fast Fourier transform on the multiplied data.

3. A method, as defined in claim 2 , wherein the digital signal processing window is selected from a group that includes Hanning and Hamming windows.

4. A method, as defined in claim 1 , the step of analyzing including:

multiplying the digital clock data by a digital signal processing (DSP) window; and

performing a discrete Fourier transform on the multiplied data.

5. A method, as defined in claim 4 , wherein the digital signal processing window is selected from a group that includes Hanning and Hamming windows.

Assignments (6)
CHANGE OF ADDRESS Recorded Dec 18, 2018
From: ADVANTEST CORPORATION
To: ADVANTEST CORPORATION
Reel/Frame 047987/0626 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 035371 FRAME: 0265. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 14, 2015
From: ADVANTEST (SINGAPORE) PTE. LTD.
To: ADVANTEST CORPORATION
Reel/Frame 035425/0768 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2015
From: ADVANTEST (SINGAPORE) PTE. LTD.
To: ADVANTEST CORPORATION
Reel/Frame 035371/0265 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2012
From: VERIGY (SINGAPORE) PTE LTD
To: ADVANTEST (SINGAPORE) PTE LTD
Reel/Frame 027896/0018 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2007
From: AGILENT TECHNOLOGIES, INC.
To: VERIGY (SINGAPORE) PTE. LTD.
Reel/Frame 019015/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2006
From: SLABODA, KEVIN
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 017698/0441 →