IP Library Granted Patent US 7,582,960
Granted Patent B2
US 7,582,960 · App. 11/381,901 · Granted Sep 1, 2009

Multiple chip package module including die stacked over encapsulated package

Assignee: STATS ChipPAC Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,582,960
App. No.
11/381,901
Granted
Sep 1, 2009
Kind
B2
Abstract

A module having multiple die includes a first package (such as a land grid array package) inverted and mounted upon a lower substrate, and one or more die mounted or stacked over the upward-facing side of the inverted package.

Claims (22)

1. A multiple chip package module comprising:

a module having a substrate and a package encapsulant on the substrate;

a first package comprising:

a first package substrate having a die mount side and a land side,

a first package die mounted on the die mount side of the first package substrate,

a first encapsulant covering the first package die and the die mount side of the first package substrate, and

the first package being inverted and supported by the first encapsulant on the package encapsulant over a first side of the module substrate;

wire bonds connecting a land side of the first package substrate with the first side of the module substrate; and

a module encapsulant covering the land side.

2. The multiple chip package module of claim 1 , further comprising a second additional die mounted over the module substrate and supporting the first encapsulant over the module substrate.

3. The multiple chip package module of claim 1 further comprising: a second additional die mounted over the module substrate; and wire bonds electrically connecting the second additional die with the module substrate.

4. The multiple chip package module of claim 1 further comprising: a second additional die mounted over the module substrate; wire bonds electrically connecting the second additional die with the module substrate; a second encapsulant encapsulating the second additional die; and the module encapsulant around the first encapsulant and package encapsulant over the module substrate.

5. The multiple chip package module of claim 1 wherein the first package comprises a plurality of die stacked over the die mount side of the first package substrate.

6. The multiple chip package module of claim 1 wherein the first package further comprises a second package die stacked over the first package die.

7. The multiple chip package module of claim 1 further comprising: a second additional die mounted over the module substrate; wire bonds electrically connecting the second additional die with the module substrate; second encapsulant encapsulating the second additional die, the second encapsulant supporting the first encapsulant over the module substrate; and a third encapsulant encapsulating the first and second encapsulants.

8. The multiple chip package module of claim 1 further comprising: a second additional die mounted on the land side of the first package substrate and electrically connected with the first package substrate.

9. The multiple chip package module of claim 1 further comprising a second additional die mounted on the land side of the first package substrate; wire bonds electrically connecting the second additional die with the land side of the first package substrate; and a second encapsulant encapsulating the first encapsulant and the second additional die.

10. The multiple chip package module of claim 1 wherein a plurality of die are mounted on the land side of the first package substrate and are electrically connected with the land side of the package substrate by wire bonding.

11. The multiple chip package module of claim 1 wherein the first encapsulant is mounted on the module substrate.

12. A computer containing the multiple chip package module of claim 1 .

13. A portable electronic apparatus containing the multiple chip package module of claim 1 .

14. A mobile telecommunications device containing the multiple chip package module of claim 1 .

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2006
From: KARNEZOS, MARCOS
To: STATS CHIPPAC LTD.
Reel/Frame 017662/0468 →
Continuity (2)
Provisional Application 6067815200 · May 5, 2005
Related Publication 20060249851A1 · Nov 9, 2006