IP Library Granted Patent US 7,348,668
Granted Patent B2
US 7,348,668 · App. 11/392,689 · Granted Mar 25, 2008

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,348,668
App. No.
11/392,689
Granted
Mar 25, 2008
Kind
B2
Abstract

A memory card containing a resin sealed stacking of plural semiconductor chips which are rear surface mounted over a main surface of a base substrate, the rear surface of the substrate being provided with external connection terminals. The relatively lower ones of the stacked semiconductor chips include a memory circuit and may be larger in size than the uppermost chip which contains a control circuit. Resin sealed wiring connections between bonding pads on the main surface of the respective chips and corresponding ones of electrodes on the main surface of the substrate are arranged so as to avoid crossovers between them, with respect to a plan view thereof. A resin cap may be used to cover the main surface side of the base substrate, which has the resin sealed semiconductor chips mounted thereon.

Claims (79)

1. A memory card comprising:

a substrate having a main surface and rear surface, opposed to the main surface;

a plurality of electrodes formed on the main surface;

a plurality of external connection terminals on the rear surface;

a first semiconductor chip having a main surface and including a memory circuit and a plurality of bonding pads formed on the main surface thereof, the first semiconductor chip being mounted on the main surface of the substrate;

a second semiconductor chip having a main surface and including a memory circuit and a plurality of bonding pads formed on the main surface thereof, the second semiconductor chip being stacked over the main surface of the first semiconductor chip;

a third semiconductor chip having a main surface and including a control circuit to control the memory circuits and a plurality of bonding pads formed on the main surface thereof, the third semiconductor chip being stacked over the main surface of the second semiconductor chip;

first wires electrically connecting each of the bonding pads of the first semiconductor chip with a corresponding one of the plurality of the electrodes;

second wires electrically connecting each of the bonding pads of the second semiconductor chip with a corresponding one of the plurality of the electrodes;

third wires electrically connecting each of the bonding pads of the third semiconductor chip with a corresponding one of the plurality of the electrodes; and

a resin sealing the first semiconductor chip, the second semiconductor chip, the third semiconductor chip, the first wires, the second wires and the third wires,

wherein the size of the second semiconductor chip is greater than that of the third semiconductor chip.

2. A memory card according to claim 1 ,

wherein the substrate, having a main surface and rear surface, is covered with a cap.

3. A memory card according to claim 1 ,

wherein the size of the first semiconductor chip is greater than that of the third semiconductor chip.

4. A memory card according to claim 1 ,

wherein each of the first semiconductor chip, the second semiconductor chip and the third semiconductor chip has a rear surface, opposed to the main surface thereof, that is polished to reduce the thickness of each chip.

5. A memory card according to claim 1 ,

wherein the first wires are crossing over one side of the first semiconductor chip, in a plan view thereof,

wherein the second wires are crossing over the side of the first semiconductor chip over which the first wires are crossing, in a plan view thereof, and

wherein the third wires are crossing over another side of the first semiconductor chip, in a plan view thereof, different from the side over which the first wires are crossing.

6. A memory card according to claim 1 ,

wherein none of the second wires crosses over any of the first wires, with respect to a plan view of the stacking of the first and second semiconductor chips.

7. A memory card according to claim 1 ,

wherein none of the first wires, the second wires and the third wires crosses over any of the other wires, with respect to a plan view of the stacking of the first, second and third semiconductor chips.

8. A memory card according to claim 1 ,

wherein the memory circuit is a flash memory.

9. A memory card according to claim 1 ,

wherein the first and second semiconductor chips are of the same size.

10. A memory card comprising:

a substrate having a main surface and rear surface, opposed to the main surface;

a plurality of first electrodes formed on the main surface;

a plurality of second electrodes formed on the main surface;

a plurality of third electrodes formed on the main surface;

a plurality of third electrodes formed on the main surface;

a plurality of external connection terminals on the rear surface;

a first semiconductor chip having a main surface and including a flash memory circuit and a plurality of bonding pads formed on the main surface thereof, the first semiconductor chip being mounted on the main surface of the substrate;

a second semiconductor chip having a main surface and including a flash memory circuit and a plurality of bonding pads formed on the main surface thereof, the second semiconductor chip being stacked over the main surface of the first semiconductor chip;

a third semiconductor chip having a main surface and including a control circuit to control the flash memory circuits and a plurality of bonding pads formed on the main surface thereof, the third semiconductor chip being stacked over the main surface of the second semiconductor chip;

first wires electrically connecting each of the bonding pads of the first semiconductor chip with a corresponding one of the plurality of first electrodes;

second wires electrically connecting each of the bonding pads of the second semiconductor chip with a corresponding one of the plurality of second electrodes;

third wires electrically connecting each of the bonding pads of the third semiconductor chip with a corresponding one of the plurality of third electrodes; and

a resin sealing the first semiconductor chip, the second semiconductor chip, the third semiconductor chip, the first wires, the second wires and the third wires,

wherein the size of each of the first and second semiconductor chips is greater than that of the third semiconductor chip.

11. A memory card according to claim 10 ,

wherein the substrate, having a main surface and rear surface, is covered with a cap.

12. A memory card according to claim 9 ,

wherein the first electrodes and the second electrodes are positioned along a first direction.

13. A memory card according to claim 10 ,

wherein the third electrodes are positioned along the first direction.

14. A memory card according to claim 9 ,

wherein the first electrodes are positioned along one side of the mounted first semiconductor chip, in a plan view thereof, and

wherein the second electrodes are positioned along the same side of the mounted first semiconductor chip as that where the first electrodes are positioned, in a plan view thereof.

15. A memory card according to claim 12 ,

wherein the third electrodes are positioned along another side of the mounted first semiconductor chip, in a plan view thereof.

16. A memory card according to claim 9 ,

wherein each of the first semiconductor chip, the second semiconductor chip and the third semiconductor chip has a rear surface, opposed to the main surface thereof, that is polished to reduce the thickness of each chip.

17. A memory card according to claim 9 ,

wherein none of the second wires crosses over any of the first wires, with respect to a plan view of the stacking of the first and second semiconductor chips.

18. A memory card according to claim 9 ,

wherein none of the first wires, the second wires and the third wires crosses over any of the other wires, with respect to a plan view of the stacking of the first, second and third semiconductor chips.

19. A memory card according to claim 9 ,

wherein first and second semiconductor chip are of the same size.

20. A memory card comprising:

a substrate having a main surface and rear surface, opposed to the main surface;

a plurality of electrodes formed on the main surface;

a plurality of external connection terminals on the rear surface;

a first semiconductor chip having a main surface and including a memory circuit and a plurality of bonding pads formed on the main surface thereof, the first semiconductor chip being mounted on the main surface of the substrate;

a second semiconductor chip having a main surface and including a memory circuit and a plurality of bonding pads formed on the main surface thereof, the second semiconductor chip being stacked over the main surface of the first semiconductor chip;

a third semiconductor chip having a main surface and including a control circuit to control the memory circuits and a plurality of bonding pads formed on the main surface thereof, the third semiconductor chip being stacked over the main surface of the second semiconductor chip;

first wires electrically connecting each of the bonding pads of the first semiconductor chip with a corresponding one of the plurality of the electrodes;

second wires electrically connecting each of the bonding pads of the second semiconductor chip with a corresponding one of the plurality of the electrodes;

third wires electrically connecting each of the bonding pads of the third semiconductor chip with a corresponding one of the plurality of the electrodes; and

a resin sealing the first semiconductor chip, the second semiconductor chip, the third semiconductor chip, the first wires, the second wires and the third wires,

wherein the size of the first and second semiconductor chip is greater than that of the third semiconductor chip, and

wherein each of the first semiconductor chip, the second semiconductor chip and the third semiconductor chip has a rear surface, opposed to the main surface thereof, that is polished to reduce the thickness of each chip.

21. A memory card according to claim 20 ,

wherein the substrate, having a main surface and rear surface, is covered with a cap.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046867/0248 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032900/0568 →
RELEASE OF SECURITY INTEREST Recorded Feb 24, 2014
From: APPLE, INC
To: ELPIDA MEMORY, INC.
Reel/Frame 032331/0637 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →
SECURITY AGREEMENT Recorded May 15, 2012
From: ELPIDA MEMORY, INC.
To: APPLE INC.
Reel/Frame 028209/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2006
From: AKITA ELECTRONICS SYSTEMS CO., LTD.
To: ELPIDA MEMORY, INC.
Reel/Frame 018679/0230 →
CHANGE OF NAME Recorded Sep 19, 2006
From: AKITA ELECTRONICS CO., LTD.
To: AKITA ELECTRONICS SYSTEMS CO., LTD.
Reel/Frame 018313/0776 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2006
From: HITACHI, LTD.
To: AKITA ELECTRONICS SYSTEMS CO., LTD.
Reel/Frame 018303/0452 →