IP Library Granted Patent US 7,886,204
Granted Patent B2
US 7,886,204 · App. 11/535,853 · Granted Feb 8, 2011

Methods of cell population distribution assisted read margining

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,886,204
App. No.
11/535,853
Granted
Feb 8, 2011
Kind
B2
Abstract

A memory using techniques to extract the data content of its storage elements, when the distribution of stored states is degraded, is presented. If the distribution of stored states has degraded, secondary evaluations of the memory cells are performed using modified read conditions. Based upon the results of these supplemental evaluations, the memory device determines the read conditions at which to best decide the data stored.

Claims (21)

1. In a memory device having a plurality of memory cells each storing one of at least two data states, a method of reading the memory cells to determine which of the memory cells contain data corresponding to a selected one of the data states, the method comprising:

evaluating the memory cells at a first reference condition;

evaluating the memory cells at a plurality of secondary reference conditions; and

determining a read condition at which to determine the memory cells that contain data corresponding to said selected one of the data states based on comparing the number of memory cells evaluated at the first reference condition and the second reference conditions, wherein the read condition is determined based on the rate of change of number of memory cells evaluated at the plurality of reference conditions.

2. The method of claim 1 , further comprising:

determining whether the evaluation result at the first reference condition has unacceptable error, wherein said evaluating the memory cells at the plurality of secondary reference conditions is in response to the evaluation result at the first reference point having unacceptable error.

3. The method of claim 2 , wherein said determining whether the evaluation result at the first reference condition has unacceptable error is based on an error correction code result.

4. The method of claim 1 , wherein the determined read condition is one of said secondary reference conditions.

5. The method of claim 1 , wherein the determined read condition is a reference condition other than one of said first and secondary reference conditions.

6. The method of claim 1 , wherein the plurality of evaluation conditions use the same bias conditions, but differing reference points.

7. The method of claim 6 , wherein said reference points are current levels.

8. The method of claim 6 , wherein said reference points are voltage levels.

9. The method of claim 6 , wherein said reference points are time values.

10. The method of claim 1 , wherein the first reference condition is a first set of bias conditions and the plurality of secondary reference conditions are a plurality of secondary sets of bias conditions.

11. The method of claim 10 , wherein the first set of bias conditions and the secondary sets of bias conditions are distinguished from each other by a differing control gate voltage.

12. The method of claim 1 , wherein said memory cells are non-volatile memory cells.

13. The method of claim 12 , wherein said memory cells are charge storing devices.

14. The method of claim 13 , wherein said memory device is a flash memory.

15. The method of claim 1 , wherein said memory device includes a memory containing the memory cells and a controller, wherein the determining a read condition is performed within the memory.

16. The method of claim 1 , wherein said memory device includes a memory containing the memory cells and a controller, wherein the determining a read condition is performed by the controller.

17. The method of claim 1 , wherein said first reference condition is established by one or more reference cells.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2025
From: SANDISK TECHNOLOGIES INC.
To: PALISADE TECHNOLOGIES, LLP
Reel/Frame 071435/0290 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0472 →