IP Library Granted Patent US 8,642,383
Granted Patent B2
US 8,642,383 · App. 11/536,502 · Granted Feb 4, 2014

Dual-die package structure having dies externally and simultaneously connected via bump electrodes and bond wires

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,642,383
App. No.
11/536,502
Granted
Feb 4, 2014
Kind
B2
Abstract

An integrated circuit package system that includes: providing an electrical interconnect system including a first lead-finger system and a second lead-finger system; connecting a first device to the first lead-finger system with a wire bond; stacking a second device over the first device; and connecting the second device to the second lead-finger system with a bump bond.

Claims (14)

1. An integrated circuit package system comprising:

providing an electrical interconnect system including a first lead-finger system and a second lead-finger system;

mounting a first device having a first device active side and a first device backside side coplanar with a side of the first lead-finger system;

attaching a wire bond to the first device active side and the first lead-finger system;

stacking a second device over the first device; and

connecting the second device to the second lead-finger system with a bump bond.

2. The system as claimed in claim 1 wherein:

providing the electrical interconnect system further includes providing a stacking support system attached to the first lead-finger system and the second lead-finger system for package stacking.

3. The system as claimed in claim 1 wherein:

stacking the second device includes offsetting the second device to expose a portion of the first device active side and a second device active side.

4. The system as claimed in claim 1 further comprising:

configuring the integrated circuit package system to expose the first device backside and a second device backside.

5. The system as claimed in claim 1 further comprising:

providing an inter-device structure between the first device and the second device.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →