IP Library Granted Patent US 7,602,206
Granted Patent B2
US 7,602,206 · App. 11/759,772 · Granted Oct 13, 2009

Method of forming a transistor diagnostic circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,602,206
App. No.
11/759,772
Granted
Oct 13, 2009
Kind
B2
Abstract

In one embodiment, a diagnostic circuit is used to test the on-resistance of a transistor.

Claims (12)

1. A method of forming a diagnostic circuit comprising:

configuring the diagnostic circuit to test an on-resistance of a transistor while power is applied to a drain and a source of the transistor from a power source that is external to the diagnostic circuit including configuring the diagnostic circuit to form a first signal that is representative of a drain-to-source voltage of the transistor, to form a second signal that is representative of a drain current of the transistor, and to use the first signal and the second signal to determine if the on-resistance is less than a first value; and

forming the diagnostic circuit and the transistor on a common semiconductor die.

2. The method of claim 1 wherein configuring the diagnostic circuit to test the on-resistance of the transistor includes configuring the diagnostic circuit to determine a forward biased condition of the transistor and responsively test the on-resistance of the transistor responsively to the forward biased condition.

3. The method of claim 2 wherein configuring the diagnostic circuit to determine the forward biased condition includes configuring the diagnostic circuit to form a first signal that is representative of a drain-to-source voltage of the transistor and to compare the first signal to a reference signal.

4. The method of claim 1 wherein configuring the diagnostic circuit to form the first signal that is representative of the drain-to-source voltage of the transistor includes configuring the diagnostic circuit to compare the first signal to the second signal and assert a third signal responsively to the second signal being greater than the first signal.

5. The method of claim 1 further including coupling the diagnostic circuit to compare the first signal to the second signal to determine an open state of the transistor.

6. The method of claim 1 further including configuring the diagnostic circuit to determine a reverse biased state of the transistor and responsively form a control signal indicating the reversed biased state.

7. The method of claim 1 further including configuring the diagnostic circuit to determine a shorted state of the transistor and responsively form a control signal state indicating the shorted state.

8. A method of forming a diagnostic circuit comprising:

configuring the diagnostic circuit to test an on-resistance of a transistor while power is applied to a drain and a source of the transistor from a power source that is external to the diagnostic circuit including configuring the diagnostic circuit to form a first signal that is representative of a drain-to-source voltage of the transistor, to form a second signal that is representative of a drain current of the transistor, and to use the first signal and the second signal to determine if the on-resistance is less than a first value; and

configuring the diagnostic circuit to compare the first signal to the second signal and assert a third signal responsively to the second signal being greater than the first signal.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
RELEASE OF SECURITY INTEREST Recorded Sep 4, 2014
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033686/0092 →
SECURITY AGREEMENT Recorded Sep 10, 2007
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 019795/0808 →