Equalizer with controllably weighted parallel high pass and low pass filters and receiver including such an equalizer
View Patent ↗An adjustable equalizer that includes a first branch including a low pass filter (LPF) and having a variable gain (β), and a second branch including a high pass filter (HPF) and having another variable gain (α). The equalizer can be implemented using CMOS technology so that the gain parameters β and α are independently adjustable and the equalizer is capable of equalizing an input indicative of data having a maximum data rate of at least 1 Gb/s. In some embodiments, the equalizer includes two differential pairs of MOS transistors and a controllable current source determines the tail current for each differential pair. When the equalizer includes purely resistive impedances Z 0 and Z 1 , the equalizer's transfer function is Z 1 /Z 0 ·(β+α·(1+s·C 0 ·Z 0 )), where β is a gain parameter determined by the tail current of one differential pair and α is a gain parameter determined by the tail current of the other differential pair.
1. A controllable equalizer, comprising:
a first branch including a low pass filter and having a variable first gain, wherein the first branch is configured to produce a first signal by low-pass filtering and applying the first gain to an input signal;
a second branch including a high pass filter and having a variable second gain, wherein the first gain and the second gain are independently controllable, the second branch is configured to produce a second signal by high-pass filtering and applying the second gain to the input signal; and
at least one current sharing node from which current flows into both the first branch and the second branch during operation of the equalizer, and
at least one output node at which the equalizer asserts an equalized signal in response to the input signal, wherein the equalized signal is determined by the sum of the first signal and the second signal, wherein the equalizer has a transfer function having a zero whose location can be controlled by varying one of the first gain and the second gain relative to the other of said first gain and said second gain.
2. The equalizer of claim 1 , wherein each of the input signal, the first signal, the second signal, and the equalized signal is a differential signal, and the at least one output node is a pair of nodes at which the equalizer asserts components of the equalized signal.
3. The equalizer of claim 1 , wherein the equalizer is implemented using CMOS technology.
4. A receiver, including:
an equalizer, coupled and configured to receive an input signal that has propagated to the receiver over a link and to generate an equalized signal by equalizing the input signal, wherein the equalized signal is indicative of data; and
additional circuitry coupled and configured to recover the data from the equalized signal,
wherein the equalizer comprises:
a first branch including a low pass filter and having a variable first gain, wherein the first branch is configured to produce a first signal by low-pass filtering and applying the first gain to the input signal;
a second branch including a high pass filter and having a variable second gain, wherein the first gain and the second gain are independently controllable, the second branch is configured to produce a second signal by high-pass filtering and applying the second gain to the input signal; and
at least one current sharing node from which current flows into both the first branch and the second branch during operation of the equalizer, and
at least one output node, coupled to the additional circuitry, at which the equalizer asserts the equalized signal in response to the input signal, wherein the equalized signal is determined by the sum of the first signal and the second signal, and wherein the equalizer has a transfer function having a zero whose location can be controlled by varying one of the first gain and the second gain relative to the other of said first gain and said second gain.
5. The receiver of claim 4 , wherein each of the input signal, the first signal, the second signal, and the equalized signal is a differential signal, and the at least one output node is a pair of nodes at which the equalizer asserts components of the equalized signal.
6. The receiver of claim 4 , wherein the equalizer is implemented using CMOS technology.
7. A system, including;
a serial link;
a transmitter coupled to the serial link; and
a receiver, coupled to the serial link to receive an input signal that has propagated over the serial link from the transmitter, wherein the receiver includes:
an equalizer, coupled and configured to generate an equalized signal by equalizing the input signal, wherein the equalized signal is indicative of data; and
additional circuitry coupled and configured to recover the data from the equalized signal,
wherein the equalizer comprises:
a first branch including a low pass filter and having a variable first gain, wherein the first branch is configured to produce a first signal by low-pass filtering and applying the first gain to the input signal;
a second branch including a high pass filter and having a variable second gain, wherein the first gain and the second gain are independently controllable, the second branch is configured to produce a second signal by high-pass filtering and applying the second gain to the input signal; and
at least one current sharing node from which current flows into both the first branch and the second branch during operation of the equalizer, and
at least one output node, coupled to the additional circuitry, at which the equalizer asserts the equalized signal in response to the input signal, wherein the equalized signal is determined by the sum of the first signal and the second signal, and wherein the equalizer has a transfer function having a zero whose location can be controlled by varying one of the first gain and the second gain relative to the other of said first gain and said second gain.