IP Library Granted Patent US 8,724,831
Granted Patent B2
US 8,724,831 · App. 11/817,392 · Granted May 13, 2014

Amplification circuit and method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,724,831
App. No.
11/817,392
Granted
May 13, 2014
Kind
B2
Abstract

In one embodiment, an amplification circuit receives an analog signal and adds another signal to the analog signal to modify the minimum amplitude of the analog input signal.

Claims (26)

1. An amplification circuit comprising:

an input configured to receive an audio input signal;

a signal generator configured to form a modulation signal having frequencies that are no less than twenty kilohertz;

an adder circuit coupled to combine the modulation signal with the audio input signal wherein the modulation signal has a non-zero peak-to-peak amplitude so that the modulated signal has a non-zero minimum peak-to-peak amplitude for values of the audio input signal that are approximately zero; and

a class-D amplifier coupled to receive an output of the adder circuit, and drive an output of the amplification circuit wherein the non-zero amplitude of the modulation signal causes the class-D amplifier to form a signal difference having a different polarity pulse width of never less than approximately thirty three nano-seconds.

2. The amplification circuit of claim 1 wherein the modulation signal has an amplitude that is at least ten millivolts.

3. The amplification circuit of claim 1 wherein the output of the amplification circuit is configured to drive an audio speaker.

4. The amplification circuit of claim 1 wherein the modulation signal has a waveshape that is substantially a squarewave.

5. The amplification circuit of claim 1 wherein the adder circuit includes a resistor and a capacitor.

6. The amplification circuit of claim 1 wherein the adder circuit includes an operation amplifier.

7. The amplification circuit of claim 1 wherein the non-zero minimum peak-to-peak amplitude of the modulated signal limits an EMI frequency spectrum of an output signal on the output of the amplification circuit below about 30 Mhz.

8. The amplification circuit of claim 1 wherein the non-zero amplitude of the modulation signal causes the class-D amplifier to form signals having a same polarity for a first time interval and having the signal difference having the different polarity pulse width of never less than approximately thirty three nano-seconds.

9. An audio amplification method comprising:

receiving an audio input signal;

adding to the audio input signal a modulation signal having a frequency that is no less than approximately twenty kilohertz to form a modulated signal including forming the modulation signal to have a non-zero value so that the modulated signal has a non-zero minimum peak-to-peak amplitude for values of the audio input signal that are approximately zero; and

amplifying the modulated signal with a class-D amplifier wherein the non-zero amplitude of the modulation signal causes the class-D amplifier to form a signal difference having a pulse width of different polarities for never less than approximately thirty three nano-seconds.

10. The method of claim 9 further including driving an audio speaker with an output of the class-D amplifier.

11. The method of claim 9 wherein adding to the audio input signal a modulation signal includes adding a modulation signal having an amplitude that is no less than approximately ten milli-volts.

12. The method of claim 9 wherein amplifying the modulated signal with the class-D amplifier includes forming the non-zero amplitude of the modulation signal to cause the class-D amplifier to form signals having a same polarity for a first time interval and to form the signal difference having the pulse width of different polarities for never less than approximately thirty three nano-seconds.

13. A method of forming an amplification circuit comprising:

configuring the amplification circuit to receive an audio signal;

configuring a modulation circuit to modulate the audio signal with a modulation signal having a frequency no less than approximately twenty kilohertz to form a modulated signal including configuring the modulation circuit to form the modulation signal to have a non-zero amplitude so that the modulated signal has a non-zero minimum peak-to-peak amplitude for values of the audio input signal that are approximately zero; and

coupling a class-D amplifier to amplify the modulation signal and form a difference signal that has different polarities for never less than 33 nano-seconds.

14. The method of claim 13 wherein configuring the modulation circuit to modulate the audio signal with the modulation signal includes configuring the modulation circuit to form the modulation signal with an amplitude that is no less than approximately ten milli-volts.

15. The method of claim 13 wherein configuring the modulation circuit to modulate the audio signal with the modulation signal includes configuring a signal generator to form the modulation signal and coupling an adder to add the modulation signal to the audio signal.

16. The method of claim 13 wherein coupling the class-D amplifier to amplify the modulation signal includes coupling the class-D amplifier to amplify the modulation signal and form signals having pulses with a same polarity for a first time interval and having the difference signal that has different polarities for never less than 33 nano-seconds.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
SECURITY AGREEMENT Recorded Jan 19, 2010
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 023826/0725 →