IP Library Granted Patent US 7,772,106
Granted Patent B2
US 7,772,106 · App. 11/936,461 · Granted Aug 10, 2010

Method of forming an inductor on a semiconductor wafer

Assignee: STATS ChipPAC, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,772,106
App. No.
11/936,461
Granted
Aug 10, 2010
Kind
B2
Abstract

A semiconductor device has a substrate with an inductor formed on its surface. First and second contact pads are formed on the substrate. A passivation layer is formed over the substrate and first and second contact pads. An insulating layer is formed over the passivation layer. The insulating layer is removed over the first contact pad, but not from the second contact pad. A metal layer is formed over the first contact pad. The metal layer is coiled on the surface of the substrate to produce inductive properties. The formation of the metal layer involves use of a wet etchant. The second contact pad is protected from the wet etchant by the insulating layer. The insulating layer is removed from the second contact pad after forming the metal layer over the first contact pad. An external connection is formed on the second contact pad.

Claims (56)

1. A method of making a semiconductor device, comprising:

providing a substrate;

forming first and second contact pads on the substrate;

forming a first passivation layer over the substrate and first and second contact pads;

removing a portion of the first passivation layer over the first and second contact pads;

forming a protective insulating layer on a surface of the first passivation layer and first and second contact pads such that a top surface of the protective insulating layer follows a contour of the first and second contact pads and surface of the first passivation layer, the protective insulating layer having a thickness of 300-400 angstroms;

removing the protective insulating layer over the first contact pad and surface of the first passivation layer while maintaining the protective insulating layer over the second contact pad;

forming a metal layer on the first contact pad and surface of the first passivation layer, the metal layer also being formed on the top surface of the protective insulating layer which follows the contour of the first and second contact pads and surface of the first passivation layer, the metal layer being coiled over the surface of the substrate to produce inductive properties, wherein forming the metal layer involves use of a wet etchant, the second contact pad being protected from the wet etchant by the protective insulating layer;

forming a second passivation layer over the metal layer and protective insulating layer;

removing the protective insulating layer from the second contact pad after forming the second passivation layer; and

forming an external connection to the second contact pad.

2. The method of claim 1 , further including forming a wire bond on the second contact pad.

3. The method of claim 1 , further including:

forming an under bump metallization layer in electrical connection to the second contact pad; and

forming a solder bump on the under bump metallization layer.

4. The method of claim 3 , further including disposing a redistribution layer between the second contact pad and under bump metallization layer.

5. The method of claim 1 , further including using the second passivation layer as a mask to remove the protective insulating layer over the second contact pad.

6. The method of claim 1 , further including forming an adhesion layer between the first contact pad and metal layer.

7. A method of making a semiconductor device, comprising:

providing a substrate;

forming first and second contact pads on the substrate;

forming a first passivation layer over the substrate and first and second contact pads;

removing a portion of the first passivation layer over the first and second contact pads;

forming an insulating layer on a surface of the first passivation layer and first and second contact pads such that a top surface of the insulating layer follows a contour of the first and second contact pads and surface of the first passivation layer;

removing the insulating layer over the first contact pad and surface of the first passivation layer while maintaining the insulating layer over the second contact pad;

forming a metal layer on the first contact pad and surface of the first passivation layer, the metal layer also being formed on the top surface of the insulating layer which follows the contour of the first and second contact pads and surface of the first passivation layer, the metal layer being coiled over the surface of the substrate to produce inductive properties;

forming a second passivation layer over the metal layer and insulating layer;

removing the insulating layer from the second contact pad after forming the second passivation layer; and

forming an external connection to the second contact pad.

8. The method of claim 7 , further including forming a wire bond on the second contact pad.

9. The method of claim 7 , further including:

forming an under bump metallization layer in electrical connection to the second contact pad; and

forming a solder bump on the under bump metallization layer.

10. The method of claim 9 , further including disposing a redistribution layer between the second contact pad and under bump metallization layer.

11. The method of claim 7 , further including forming an adhesion layer between the first contact pad and metal layer.

12. The method of claim 7 , wherein the insulating layer includes a dielectric material.

13. The method of claim 7 , further including using the second passivation layer as a mask to remove the insulating layer over the second contact pad.

14. A method of making a semiconductor device, comprising:

providing a substrate;

forming first and second contact pads on the substrate;

forming a first passivation layer over the substrate and first and second contact pads;

removing a portion of the first passivation layer over the first and second contact pads;

forming an insulating layer on the first passivation layer and first and second contact pads such that a top surface of the insulating layer follows a contour of the first and second contact pads and surface of the first passivation layer;

removing the insulating layer over the first contact pad while maintaining the insulating layer over the second contact pad;

forming a metal layer on the first contact pad and top surface of the insulating layer which follows the contour of the first and second contact pads and surface of the first passivation layer, the metal layer having inductive properties; and

forming a second passivation layer over the metal layer and insulating layer;

removing the insulating layer from the second contact pad after forming second passivation layer; and

forming an external connection to the second contact pad.

15. The method of claim 14 , further including forming an external connection to the second contact pad.

16. The method of claim 14 , further including forming a wire bond on the second contact pad.

17. The method of claim 14 , further including:

forming an under bump metallization layer in electrical connection to the second contact pad; and

forming a solder bump on the under bump metallization layer.

18. The method of claim 17 , further including disposing a redistribution layer between the second contact pad and under bump metallization layer.

19. The method of claim 14 , further including forming an adhesion layer between the first contact pad and metal layer.

20. The method of claim 14 , wherein the insulating layer includes a dielectric material.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2007
From: LIN, YAOJIAN; CAO, HAIJING; ZHANG, QING
To: STATS CHIPPAC, LTD.
Reel/Frame 020080/0804 →
Continuity (1)
Related Publication 20090117702A1 · May 7, 2009