IP Library Granted Patent US 8,508,984
Granted Patent B2
US 8,508,984 · App. 12/040,801 · Granted Aug 13, 2013

Low resistance high-TMR magnetic tunnel junction and process for fabrication thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,508,984
App. No.
12/040,801
Granted
Aug 13, 2013
Kind
B2
Abstract

A non-volatile magnetic memory element includes a fixed layer, a barrier layer formed on top of the fixed layer, and a free layer formed on top of the barrier layer, wherein the electrical resistivity of the barrier layer is reduced by placing said barrier layer under compressive stress. Compressive stress is induced by either using a compressive stress inducing layer, or by using inert gases at low pressure during the sputtering process as the barrier layer is deposited, or by introducing compressive stress inducing molecules into the molecular lattice of the barrier layer.

Claims (66)

1. A current-switching non-volatile magnetic memory element including;

a magnetic tunneling junction (MTJ) including a barrier layer, said barrier layer having associated therewith an electrical resistivity, and

a compressive stress inducing layer (CSIL) formed on top of said MTJ and characterized to induce compressive stress on said MTJ thereby reducing electrical resistively of the barrier layer thereof.

2. The current-switching non-volatile magnetic memory element, as recited in claim 1 , wherein said MTJ comprises:

a fixed layer;

said barrier layer formed on top of said fixed layer; and

a free layer formed on top of said barrier layer.

3. The current-switching non-volatile magnetic memory element, as recited in claim 1 , wherein said MTJ comprises:

a free layer;

said barrier layer formed on top of said free layer; and

a fixed layer formed on top of said barrier layer.

4. The current-switching non-volatile magnetic memory element, as recited in claim 1 , wherein said CSIL comprises one or more of the following materials: Al, Cu, Zn, CuZn, Ag., Ru, Ta, W, TiW, NiAL, RuAl, or NiNb.

5. The current-switching non-volatile magnetic memory element, as recited in claim 1 , wherein said CSIL is deposited at a temperature in excess of 250° C.

6. A current-switching non-volatile magnetic memory element including;

a compressive stress inducing layer (CSIL); and

a magnetic tunneling junction (MTJ) formed on top of said CSIL,

said MTJ including a barrier layer, said barrier layer having associated therewith an electrical resistivity,

wherein said electrical resistivity of said barrier layer in said MTJ is reduced by compressive stress induced by said CSIL.

7. The current-switching non-volatile magnetic memory element, as recited in claim 6 , wherein said MTJ comprises:

a fixed layer, said barrier layer formed on said fixed layer; and

a free layer formed on said barrier layer.

8. The current-switching non-volatile magnetic memory element, as recited in claim 6 , wherein said MTJ comprises:

a free layer, said barrier layer formed on top of said free layer; and

a fixed layer formed on top of said barrier layer.

9. The current-switching non-volatile magnetic memory element, as recited in claim 6 , wherein said CSIL comprises one or more of the materials: Al, Cu, Zn, CuZn, Ag., Ru, Ta, W, TiW, NiAL, RuAl, or NiNb.

10. The current-switching non-volatile magnetic memory element, as recited in claim 6 , wherein said CSIL is deposited at a temperature in excess of 250° C.

11. A method of manufacturing current-switching non-volatile magnetic memory element comprising:

forming a magnetic tunneling junction (MTJ) including a barrier layer, said barrier layer having associated therewith an electrical resistivity; and

depositing at high temperature, a compressive stress inducing layer (CSIL) on top of said MTJ,

wherein said CSIL, upon cooling, shrinks, thus inducing compressive stress on said barrier layer and resulting in reduction of electrical resistivity of said barrier layer.

12. The method of manufacturing current-switching non-volatile magnetic memory, as recited in claim 11 , wherein said forming the MTJ step comprises:

forming a fixed layer;

depositing said barrier layer on top of said fixed layer; and

depositing a free layer on top of said barrier layer.

13. The method of manufacturing current-switching non-volatile magnetic memory, as recited in claim 11 , wherein said forming the MTJ step comprises:

forming a free layer;

depositing said barrier layer on top of said free layer; and

depositing a fixed layer on top of said barrier layer.

14. The method of manufacturing current-switching non-volatile memory element, as recited in claim 11 , wherein the CSIL is deposited at a temperature in excess of 250° C.

15. The method of manufacturing current-switching non-volatile memory element, as recited in claim 11 , wherein said CSIL comprises one or more of the materials: Al, Cu, Zn, CuZn, Ag., Ru, Ta, W, TiW, NiAL, RuAl, or NiNb.

16. A method of manufacturing current-switching non-volatile magnetic memory element comprising:

forming a magnetic tunneling junction (MTJ) including a barrier layer, said barrier layer having associated therewith an electrical resistivity,

wherein electrical resistivity of said barrier layer is reduced by depositing said barrier layer under compressive film stress in a sputtering process with an inert gas.

17. The method of manufacturing current-switching-non-volatile memory element, as recited in claim 16 , wherein said inert gas used in said sputtering process is comprised substantially of Ar, Kr, or Xe.

18. The method of manufacturing current-switching non-volatile memory element, as recited in claim 16 , wherein said inert gas used during said sputtering process is at pressures less than 15 m Torrs.

19. The method of manufacturing current-switching-non-volatile memory element, as recited in claim 16 , wherein said MTJ is formed by;

forming a free layer;

depositing said barrier layer on top of said free layer, and

depositing a fixed layer on top of said barrier layer.

20. The method of manufacturing current-switching-non-volatile memory element, as recited in claim 16 , wherein said MTJ is formed by the steps of:

forming a fixed layer;

depositing said barrier layer on top of said fixed layer; and

depositing a free layer on top of said barrier layer.

21. The method of manufacturing current-switching non-volatile magnetic memory element comprising:

forming a magnetic tunneling junction (MTJ) including a barrier layer, said barrier layer having associated therewith an electrical resistivity,

wherein electrical resistivity of said barrier layer is reduced by dissolving into a molecular lattice of said barrier layer, compressive-stress-inducing molecules (CSIM).

22. The method of manufacturing current-switching-non-volatile memory element, as recited in claim 21 , wherein said MTJ is formed by the steps of:

forming a free layer;

depositing said barrier layer on top of said free layer; and

depositing a fixed layer on top of said barrier layer.

23. The method of manufacturing current-switching-non-volatile memory element, as recited in claim 21 , wherein said MTJ is formed by the steps of:

forming a fixed layer;

depositing said barrier layer on said fixed layer; and

depositing a free layer on said barrier layer.

24. The method of manufacturing current-switching non-volatile magnetic memory element, as recited in claim 21 , wherein the barrier layer is formed substantially from MgO, and the CSIM that is dissolved into the barrier layer molecular lattice is comprised substantially of: RuO2, SrO, TiO2, SrTiO2, CaO, or EuO.

25. The method of manufacturing current-switching non-volatile magnetic memory element, as recited in claim 21 , wherein the percent of CSIM dissolved into the molecular lattice of the barrier layer is below 10 mol %.

Assignments (10)
SECURITY INTEREST Recorded Mar 18, 2022
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 059436/0203 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057217/0674 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057213/0050 →
SECURITY INTEREST Recorded Jul 8, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 053156/0223 →
SECURITY INTEREST Recorded Feb 13, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 051930/0396 →
SECURITY INTEREST Recorded Apr 18, 2017
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 042273/0813 →
RELEASE OF SECURITY INTEREST Recorded Sep 23, 2015
From: THOMVEST SEED CAPITAL INC.
To: AVALANCHE TECHNOLOGY, INC. (FORMERLY YADAV TECHNOLOGY, INC)
Reel/Frame 036638/0594 →
CHANGE OF NAME Recorded Apr 20, 2010
From: YADAV TECHNOLOGY, INC.
To: AVALANCHE TECHNOLOGY, INC.
Reel/Frame 024258/0835 →
SECURITY AGREEMENT Recorded Apr 11, 2008
From: YADAV TECHNOLOGY, INC.
To: THOMVEST SEED CAPITAL INC.
Reel/Frame 020792/0860 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2008
From: RANJAN, RAJIV YADAV; KESHTBOD, PARVIZ; MALMHALL, ROGER KLAS
To: YADAV TECHNOLOGY INC.
Reel/Frame 020694/0429 →