IP Library Granted Patent US 8,742,602
Granted Patent B2
US 8,742,602 · App. 12/046,651 · Granted Jun 3, 2014

Vertical electrical interconnect formed on support prior to die mount

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,742,602
App. No.
12/046,651
Granted
Jun 3, 2014
Kind
B2
Abstract

A die assembly includes a die mounted to a support, in which the support has interconnect pedestals formed at bond pads, and the die has interconnect terminals projecting beyond a die edge into corresponding pedestals. Also, a support has interconnect pedestals. Also, a method for electrically interconnecting a die to a support includes providing a support having interconnect pedestals formed at bond pads on the die mount surface of the support, providing a die having interconnect terminals projecting beyond a die edge, positioning the die in relation to the support such that the terminals are aligned with the corresponding pedestals, and moving the die and the support toward one another so that the terminals contact the respective pedestals.

Claims (20)

1. A support for mounting an integrated circuit chip, comprising penetrable interconnect pedestals formed at bond sites on a die mount surface of the support, said penetrable pedestals lacking solder and being sufficiently firm such that said penetrable pedestals are configured to maintain a suitable height and form in a state of being penetrated by interconnect terminals of at least one component.

2. The support of claim 1 wherein the bond sites are arranged near at least one edge of the location of a footprint of a die to be mounted on the support.

3. The support of claim 1 , comprising a package substrate.

4. The support of claim 1 , comprising a leadframe.

5. The support of claim 1 , comprising a circuit board.

6. The support of claim 1 wherein the bond sites comprise bond pads at the die mount surface of a substrate.

7. The support of claim 1 wherein the bond sites comprise bond pads at the die mount surface of a circuit board.

8. The support of claim 1 wherein the bond sites comprise connection sites on lead fingers of a leadframe.

9. The support of claim 1 wherein the pedestals comprise a curable or settable material, the pedestal material being electrically conductive when set or cured.

10. The support of claim 1 wherein the pedestals comprise a matrix containing an electrically conductive filler.

11. The support of claim 1 , wherein the interconnect terminals are interconnect terminals of each of a plurality of stacked components, the interconnect terminals extending beyond edges of each of the plurality of stacked components.

12. The support of claim 11 , wherein said penetrable pedestals are formed of a curable or settable material and are configured to be cured in a state of being penetrated by the interconnect terminals extending beyond edges of each of the plurality of stacked components.

13. An assembly comprising a plurality of stacked semiconductor die mounted to a support, the support having interconnect pedestals formed at bond sites, said pedestals lacking solder, and each die of the stacked semiconductor die having interconnect terminals projecting beyond a die edge and projecting into the pedestals.

14. The assembly of claim 13 wherein the pedestals comprise a matrix containing an electrically conductive filler.

15. The assembly of claim 14 wherein the matrix comprises a curable or settable material.

16. The assembly of claim 14 wherein the matrix comprises an organic polymer.

17. The assembly of claim 16 wherein the matrix comprises an epoxy.

18. The assembly of claim 14 wherein the electrically conductive filler is in particulate form.

19. The assembly of claim 14 wherein the electrically conductive filler comprises a particulate electrically conductive metal.

20. The assembly of claim 19 wherein the conductive filler comprises silver particles.

Assignments (10)
CHANGE OF NAME Recorded Nov 24, 2025
From: INVENSAS CORPORATION
To: INVENSAS LLC
Reel/Frame 073941/0814 →
CHANGE OF NAME Recorded Nov 24, 2025
From: INVENSAS LLC
To: ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
Reel/Frame 073508/0745 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2013
From: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: INVENSAS CORPORATION
Reel/Frame 029736/0944 →
CHANGE OF NAME Recorded Jan 24, 2013
From: VERTICAL CIRCUITS SOLUTIONS, INC.
To: VERTICAL CIRCUITS, INC.
Reel/Frame 029686/0255 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2013
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS SOLUTIONS, INC.
Reel/Frame 029683/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 24, 2012
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 029186/0755 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2008
From: CASKEY, TERRENCE; ANDREWS, LAWRENCE DOUGLAS, JR.; MCGRATH, SCOTT; MCELREA, SIMON J.S.; DU, YONG; SCOTT, MARK
To: VERTICAL CIRCUITS, INC.
Reel/Frame 020891/0535 →