System including a plurality of encapsulated semiconductor chips
View Patent ↗A solid state drive is disclosed. The solid state drive includes a circuit board having opposing first and second surfaces. A plurality of semiconductor chips are attached to the first surface of the circuit board of the solid state drive, and the plurality of semiconductor chips of the solid state drive include at least one memory chip that is at least substantially encapsulated in a resin. An in-line memory module-type form factor circuit board is also disclosed. The in-line memory module-type form factor circuit board has opposing first and second surfaces. A plurality of semiconductor chips are attached to the first surface of the in-line memory module-type form factor circuit board, and these semiconductor chips include at least one memory chip that is at least substantially encapsulated in a resin.
1. A solid state drive comprising:
a circuit board having opposing first and second surfaces;
a plurality of semiconductor chips attached to the first surface, the plurality of semiconductor chips including at least one memory chip and at least one stack of memory chips that are at least substantially glob top encapsulated, the at least one stack of memory chips including first, second and third stacks of memory chips, the first stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the first stack of memory chips, the second stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the second stack of memory chips, the third stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the third stack of memory chips, the third chip of the first stack of memory chips being series-connected with the third chip of the second stack of memory chips, which is in turn further series-connected with the third chip of the third stack of memory chips;
an interface connector within the solid state drive, the interface connector configured for connection to an end of a cable; and
a controller in communication with at least a number of the plurality of semiconductor chips during operation, the number of semiconductor chips including the at least one memory chip, and the controller including an interface to receive, from a computer system via the interface connector, signals for processing within the solid state drive.
2. The solid state drive as claimed in claim 1 wherein the third chip in each of the first, second and third stacks of memory chips is configured for asynchronous communication with respective first and second memory chips of a respective one of the first, second and third stacks of memory chips.
3. The solid state drive as claimed in claim 1 wherein the third chip in each of the first, second and third stacks of memory chips is configured for synchronous communication with respective first and second memory chips of a respective one of the first, second and third stacks of memory chips.
4. A solid state drive comprising:
a circuit board having opposing first and second surfaces;
a plurality of semiconductor chips attached to the first surface, the plurality of semiconductor chips including at least one memory chip and at least one stack of memory chips that are at least substantially glob top encapsulated, the at least one stack of memory chips including first, second and third stacks of memory chips, the first stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the first stack of memory chips, the second stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the second stack of memory chips, the third stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the third stack of memory chips, the third chip in each of the first, second and third stacks of memory chips is being configured for asynchronous communication with respective first and second memory chips of a respective one of the first, second and third stacks of memory chips;
an interface connector within the solid state drive, the interface connector configured for connection to an end of a cable; and
a controller in communication with at least a number of the plurality of semiconductor chips during operation, the number of semiconductor chips including the at least one memory chip, and the controller including an interface to receive, from a computer system via the interface connector, signals for processing within the solid state drive.
5. The solid state drive as claimed in claim 4 wherein each of the first, second and third stacks of memory chips includes a respective multi-drop bus for the respective asynchronous communication.
6. The solid state drive as claimed in claim 5 wherein the third chip in each of the first, second and third stacks of memory chips includes a respective embedded memory for storing read data provided via the respective multi-drop bus from one or more memory chips in the respective stack of memory chips.
7. The solid state drive as claimed in claim 6 wherein the embedded memory in the third chip of each of the first, second and third stacks of memory chips is Static Random Access Memory.
8. A solid state drive comprising:
a circuit board having opposing first and second surfaces;
a plurality of semiconductor chips attached to the first surface, the plurality of semiconductor chips including at least one memory chip and at least one stack of memory chips that are at least substantially glob top encapsulated, the at least one stack of memory chips including first, second and third stacks of memory chips, the first stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the first stack of memory chips, the second stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the second stack of memory chips, the third stack of memory chips including first and second memory chips and a third chip different from the first and second memory chips of the third stack of memory chips, the third chip in each of the first, second and third stacks of memory chips is being configured for synchronous communication with respective first and second memory chips of a respective one of the first, second and third stacks of memory chips;
an interface connector within the solid state drive, the interface connector configured for connection to an end of a cable; and
a controller in communication with at least a number of the plurality of semiconductor chips during operation, the number of semiconductor chips including the at least one memory chip, and the controller including an interface to receive, from a computer system via the interface connector, signals for processing within the solid state drive.
9. The solid state drive as claimed in claim 8 wherein each of the first, second and third stacks of memory chips includes a respective multi-drop bus for the respective synchronous communication.
10. The solid state drive as claimed in claim 9 wherein the third chip in each of the first, second and third stacks of memory chips includes a respective embedded memory for storing read data provided via the respective multi-drop bus from one or more memory chips in the respective stack of memory chips.
11. The solid state drive as claimed in claim 10 wherein the embedded memory in the third chip of each of the first, second and third stacks of memory chips is Static Random Access Memory.