IP Library Granted Patent US 8,499,440
Granted Patent B2
US 8,499,440 · App. 12/380,618 · Granted Aug 6, 2013

Method of making halogen-free circuitized substrate with reduced thermal expansion

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,499,440
App. No.
12/380,618
Granted
Aug 6, 2013
Kind
B2
Abstract

A method of making a circuitized substrate including a composite layer having a first dielectric sub-layer including a halogen-free resin and fibers dispersed therein and a second dielectric sub-layer without fibers but also including a halogen-free resin with inorganic particulates therein.

Claims (20)

1. A method of making a circuitized substrate, said method comprising:

providing a core dielectric layer including a supporting dielectric sub-layer including a plurality of fibers having a low coefficient of thermal expansion and a halogen-free resin, and a second dielectric sub-layer of a low moisture absorptivity resin having a moisture absorption between 0% and 0.50% when immersed in water for a period of about 24 hours at a temperature of about 22° C., and a quantity of inorganic particulates, said second dielectric sub-layer not including continuous or semi-continuous fibers or the like as part thereof, said second dielectric sub-layer being disposed proximate said supporting dielectric sub-layer; and

placing at least one circuitized layer on either of the group: said supporting dielectric sub-layer and said second dielectric sub-layer.

2. The method of claim 1 further including forming a plurality of thru-holes in said supporting and said second dielectric sub-layers each of said plurality of thru-holes having an aspect ratio of the thickness of said composite layer of said circuitized substrate to the diameter of said thru-hole within the range of from about 2:1 to about 20:1.

3. The method of claim 2 wherein said each of said plurality of thru-holes are provided within said supporting and second sub-layers using a laser.

4. The method of claim 1 , wherein said low moisture absorptivity resin of said second dielectric sub-layer of said composite dielectric layer comprises a high Tg thermosetting polymer and is also halogen-free.

5. The method of claim 1 , wherein said quantity of inorganic particulates of said second dielectric sub-layer comprise silica.

6. The method of claim 5 , wherein the particle size of said particulates are less than fifteen microns.

7. The method of claim 1 , wherein said halogen-free resin of said first dielectric sub-layer of said composite dielectric layer is also a low moisture absorptivity resin.

8. The method of claim 7 , wherein said low moisture absorptivity resin of said first dielectric sub-layer of said composite dielectric layer comprises a high Tg thermosetting polymer.

9. The method of claim 1 , wherein said first dielectric sub-layer of said composite dielectric layer has a coefficient of thermal expansion in the x and y direction less than about seventeen ppm per degree C.

10. The method of claim 1 , wherein said plurality of fibers of said first dielectric sub-layer having a low coefficient of thermal expansion are p-aramid fibers in the form of a matte.

11. The method of claim 10 , wherein said p-aramid fibers in the form of said matte have a dielectric constant of about 3.4.

12. The method of claim 1 , wherein said at least one circuitized layer comprises copper.

13. The method of claim 1 , further including a second circuitized layer positioned on said composite dielectric layer on a side opposite said at least one circuitized layer.

14. The method of claim 13 , further including second and third dielectric layers positioned on said at least one circuitized layer and said second circuitized layer, respectively, and third and fourth circuitized layers formed on said second and third dielectric layer, respectively.

15. The method of claim 14 , wherein said circuitized substrate comprises a chip carrier.

16. The method of claim 1 , further including positioning at least one electrical component on and electrically coupling said at least one electrical component to said circuitized substrate, said circuitized substrate and said at least one electrical component forming a circuitized substrate assembly.

17. The method of claim 16 , wherein said electrical component comprises a semiconductor chip.

18. The method of claim 16 , wherein said electrical component comprises a chip carrier.

Assignments (11)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (063804/0702) Recorded Jun 2, 2026
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: TELEPHONICS CORPORATION; TTM TECHNOLOGIES, INC.; TTM TECHNOLOGIES NORTH AMERICA, LLC
Reel/Frame 075679/0852 →
PATENT SECURITY AGREEMENT (ABL) Recorded May 30, 2023
From: TELEPHONICS CORPORATION; TTM TECHNOLOGIES, INC.; TTM TECHNOLOGIES NORTH AMERICA, LLC
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 063804/0702 →
PATENT SECURITY AGREEMENT (TERM LOAN) Recorded May 30, 2023
From: TELEPHONICS CORPORATION; TTM TECHNOLOGIES, INC.; TTM TECHNOLOGIES NORTH AMERICA, LLC
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 063804/0745 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2019
From: I3 ELECTRONICS, INC.
To: TTM TECHNOLOGIES NORTH AMERICA, LLC
Reel/Frame 049758/0265 →
SECURITY INTEREST Recorded Nov 14, 2016
From: I3 ELECTRONICS, INC.
To: M&T BANK
Reel/Frame 040608/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2015
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
To: I3 ELECTRONICS, INC.
Reel/Frame 035442/0569 →
RELEASE OF SECURITY INTEREST Recorded Feb 26, 2015
From: MAINES, WILLIAM; MAINES, DAVID
To: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
Reel/Frame 035098/0968 →
SECURITY AGREEMENT Recorded Jun 12, 2013
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
To: MAINES, WILLIAM; MAINES, DAVID
Reel/Frame 030599/0918 →
SECURITY AGREEMENT Recorded May 6, 2013
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.; EI TRANSPORTATION COMPANY LLC; ENDICOTT MEDTECH, INC.; INTEGRIAN HOLDINGS, LLC
To: M&T BANK
Reel/Frame 030359/0057 →
ASSIGNMENT OF SECURITY AGREEMENT Recorded Mar 6, 2013
From: PNC BANK, NATIONAL ASSOCIATION
To: INTEGRIAN HOLDINGS, LLC
Reel/Frame 029938/0823 →
SECURITY AGREEMENT Recorded May 14, 2012
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.; EI TRANSPORTATION COMPANY LLC; ENDICOTT MEDTECH, INC.
To: PNC BANK, NATIONAL ASSOCIATION
Reel/Frame 028230/0798 →