Semiconductor package including a top-surface metal layer for implementing circuit features
View Patent ↗A semiconductor package including a top-surface metal layer for implementing circuit features provides improvements in top-surface interconnect density, more flexible routing and mounting of top surface semiconductor packages, dies and passive components or a conformal shield cap implementation. The metal layer interconnected with an internal substrate of the semiconductor package by blind vias laser-ablated through the encapsulation and filled with metal. The vias extend from the top surface to an internal package substrate or through the encapsulation to form bottom-side terminals. The metal layer may be formed by circuit patterns and/or terminals embedded within the encapsulation conformal to the top surface by laser-ablating channels in the top surface of the encapsulation and filling the channels with metal. A conformal coating may be applied to the top surface of the semiconductor package over the metal layer to prevent solder bridging to circuit patterns of the metal layer.
1. A semiconductor package, comprising:
a substrate comprising a circuit pattern on a top surface of the substrate and lands on a bottom surface of the substrate, the lands being electrically connected to the circuit pattern;
a semiconductor die mounted on the top surface of the substrate;
an encapsulation covering the semiconductor die and the top surface of the substrate;
a metal layer within the encapsulation at a top surface of the encapsulation;
a solder mask over the top surface of the encapsulation and portions of the metal layer, the solder mask comprising openings therein that expose terminals of the metal layer; and
blind vias in the encapsulation, the metal layer being electrically connected to the circuit pattern by the blind vias, wherein at least some of the blind vias extend through the substrate to be directly electrically connected to the lands.
2. The semiconductor package of claim 1 further comprising wires electrically connecting electrical connections of the semiconductor die to the circuit pattern.
3. The semiconductor package of claim 2 wherein at least some of the blind vias directly contact the electrical connections of the semiconductor die.
4. The semiconductor package of claim 3 wherein the at least some of the blind vias directly connect the electrical connections of the semiconductor die to the metal layer.
5. The semiconductor package of claim 1 further comprising solder balls attached to the lands.
6. The semiconductor package of claim 1 wherein the metal layer comprises circuit traces.
7. The semiconductor package of claim 6 further comprising laser-ablated channels in the top surface of the encapsulation, the circuit traces being in the laser-ablated channels.
8. The semiconductor package of claim 1 wherein the metal layer is embedded in the encapsulation.
9. The semiconductor package of claim 1 wherein the metal layer directly contacts the encapsulation.
10. The semiconductor package of claim 1 further comprising a plating on the metal layer.