IP Library Granted Patent US 8,169,257
Granted Patent B2
US 8,169,257 · App. 12/621,026 · Granted May 1, 2012

System and method for communicating between multiple voltage tiers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,169,257
App. No.
12/621,026
Granted
May 1, 2012
Kind
B2
Abstract

A system includes first, second, and third circuits and first and second capacitors. The first capacitor has a first power supply terminal coupled to positive power supply terminal, a second power supply terminal, and an input/output. The second capacitor has a first power supply terminal coupled the second power supply terminal of the first circuit, a second power supply terminal, and an input/output. The third circuit has a first power supply terminal coupled the second power supply terminal of the second circuit, a second power supply terminal, and an input/output. The first capacitor has a first terminal coupled to the input/output of the first circuit and a second terminal coupled to the input/output of the second circuit. The second capacitor has a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the input/output of the third circuit.

Claims (64)

1. A system, comprising:

a first circuit having a first power supply terminal coupled to positive power supply terminal, a second power supply terminal, and an input/output;

a second circuit having a first power supply terminal coupled the second power supply terminal of the first circuit, a second power supply terminal, and an input/output;

a third circuit having a first power supply terminal coupled the second power supply terminal of the second circuit, a second power supply terminal, and an input/output;

a first capacitor having a first terminal coupled to the input/output of the first circuit and a second terminal coupled to the input/output of the second circuit; and

a second capacitor having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the input/output of the third circuit,

wherein the first circuit is for precharging the first terminal of the first capacitor to a first voltage during a precharge phase, wherein the first voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the first circuit;

wherein the second circuit is for precharging the second terminal of the first capacitor and the first terminal of the second capacitor to a second voltage during the precharge phase, wherein the second voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the second circuit; and

wherein the third circuit is for precharging the second terminal of the second capacitor to a third voltage during the precharge phase, wherein the third voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the third circuit.

2. The system of claim 1 , wherein:

the first circuit, when selected to provide an output, is for providing an output signal on its input/output during a data phase following the precharge phase;

the second circuit, when the first circuit is selected to provide an output and the second circuit is selected to receive an input, is for interpreting a voltage present on the second terminal of the first capacitor in response to the first circuit providing the output signal to determine a logic state of the output signal.

3. The system of claim 1 , wherein each of the first, second, and third circuits further comprises:

an identity recognition circuit for comparing an identification portion of a received signal with a stored circuit identification value to determine which of the first, second, and third circuits is the intended recipient of the received signal.

4. The system of claim 1 , further comprising:

a fourth circuit having a first power supply terminal coupled to the second power supply terminal of the third circuit, a second power supply terminal, and an input/output; and

a third capacitor having a first terminal coupled to the second terminal of the second capacitor and a second terminal coupled to the input/output of the fourth circuit.

5. The system of claim 4 , wherein;

the fourth circuit is for precharging the second terminal of the third capacitor to a fourth voltage during the precharge phase, wherein the fourth voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the fourth circuit.

6. The system of claim 5 , wherein:

the fourth circuit, when the first circuit is selected to provide an output and the fourth circuit is selected to receive an input, is for interpreting a voltage present on the second terminal of the third capacitor in response to the first circuit providing the output signal to determine the logic state of the output signal.

7. The system of claim 1 , further comprising:

a first charge pump having an input coupled to the first power supply terminal of the first circuit and an output coupled to the second power supply terminal of the first circuit;

a second charge pump having an input coupled to the first power supply terminal of the second circuit and an output coupled to the second power supply terminal of the second circuit; and

a third charge pump having an input coupled to the first power supply terminal of the third circuit and an output coupled to the second power supply terminal of the third circuit.

8. The system of claim 7 , wherein:

the third charge pump passes a current from the first power supply terminal of the third circuit to the second supply terminal of the third circuit if a current supplied by the second circuit to the second power supply terminal of the second circuit exceeds a maximum current requirement of the third circuit.

9. The system of claim 7 , wherein:

the first charge pump provides a current to the second circuit if a current passing through the first circuit is less than a minimum current required for the second circuit.

10. A method, comprising:

providing a first circuit having a first power supply terminal coupled to positive power supply terminal, a second power supply terminal, and an input/output;

providing a second circuit having a first power supply terminal coupled the second power supply terminal of the first circuit, a second power supply terminal, and an input/output;

providing a third circuit having a first power supply terminal coupled the second power supply terminal of the second circuit, a second power supply terminal, and an input/output;

providing a first capacitor having a first terminal coupled to the input/output of the first circuit and a second terminal coupled to the input/output of the second circuit;

providing a second capacitor having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the input/output of the third circuit;

precharging the first terminal of the first capacitor to a first voltage during a precharge phase, wherein the first voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the first circuit;

precharging the second terminal of the first capacitor and the first terminal of the second capacitor to a second voltage during the precharge phase, wherein the second voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the second circuit; and

precharging the second terminal of the second capacitor to a third voltage during the precharge phase, wherein the third voltage is between a voltage present on the first power supply terminal and the second power supply terminal of the third circuit.

11. The method of claim 10 , further comprising:

providing an output signal on the input/output of the first circuit; and

interpreting a voltage present on the second terminal of the first capacitor in response to the output signal being provided.

12. The method of claim 11 , wherein the step of interpreting is for determining a logic state of the output signal.

13. The method of claim 12 , further comprising interpreting a voltage present on the second terminal of the second capacitor in response to the output signal being provided.

14. The method of claim 11 further comprising:

passing a current through the first circuit;

determining if the current exceeds a maximum current requirement of the second circuit;

if the current exceeds the maximum current requirement, diverting a sufficient portion of the current away from the second circuit so that a remaining portion of the current does not exceed the maximum current requirement of the second circuit.

15. The method of claim 11 , wherein the step of diverting is performed by passing the sufficient portion of the current through a charge pump coupled in parallel with the second circuit.

16. The method of claim 11 further comprising:

passing a current through the first circuit

determining if the current is less than a minimum current requirement of the second circuit; and

if the current is less than the minimum current requirement, adding an additional current to the first current so that a sum of the additional current and the first current is not less than the minimum current requirement of the second circuit.

17. The method of claim 16 , wherein the step of adding is performed by providing the additional current from a charge pump coupled in parallel with the first circuit.

18. A system, comprising:

a plurality of circuits having serially connected power supply terminals coupled between a positive power supply terminal and a negative power supply terminal; and

a plurality of capacitors coupled in series; wherein:

at a first end of the plurality of capacitors, a first capacitor has a terminal;

at a second end of the plurality of capacitors, a last capacitor has a terminal;

each circuit of the plurality of circuits has a first power supply terminal, a second power supply terminal, and an input/output;

a first circuit of the plurality of circuits has its input/output coupled to the terminal of the first capacitor and is for precharging the terminal of the first capacitor during a precharge phase to a voltage between its first and second power supply terminals and receiving or providing data on the terminal of the first capacitor during a data phase following the precharge phase;

a last circuit of the plurality of circuits has its input/output coupled to the terminal of the last capacitor and is for precharging the terminal of the last capacitor during a precharge phase to a voltage between its first and second power supply terminals and receiving or providing data on the terminal of the last capacitor during a data phase following the precharge phase; and

each circuit of the plurality of circuits between the first and last circuits has its input/output coupled to a connection between two capacitors of the plurality of capacitors and is for precharging the connection at its input/output during a precharge phase to a voltage between its first and second power supply terminals and receiving or providing data on the connection at its input/output during a data phase following the precharge phase.

19. The system of claim 18 , further comprising:

a plurality of charge pumps, wherein each charge pump is coupled in parallel with one of the circuits of the plurality of circuits.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP USA, INC. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 042610/0451 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2017
From: NXP USA, INC.
To: VLSI TECHNOLOGY LLC
Reel/Frame 042374/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024079/0082 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2010
From: PELLEY, PERRY H.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 023886/0927 →