IP Library Granted Patent US 8,606,557
Granted Patent B2
US 8,606,557 · App. 12/698,759 · Granted Dec 10, 2013

Table lookup method for physics based models for SPICE-like simulators

Inventors: Rajiv V. Joshi (Yorktown Heights, NY); Rouwaida N. Kanj (Round Rock, TX); Keunwoo Kim (Somers, NY)
Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,606,557
App. No.
12/698,759
Granted
Dec 10, 2013
Kind
B2
Abstract

Techniques for electronic circuit design simulation are provided. In one aspect, a method for electronic circuit design simulation includes the following steps. A model (e.g., a physics-based model) of the circuit design is created. Error tables are created containing data related to one or more regions of the circuit design. The model is modified with data from the error tables. The modified model is used to simulate the circuit design.

Claims (43)

1. A computer-implemented method for electronic circuit design simulation, comprising the steps of:

creating a model of the circuit design;

creating error tables containing physics-based numerical solver-simulated data based on physical drift-diffusion or hydrodynamic transports of one or more regions of error of the circuit design, wherein the physics-based numerical solver-simulated data comprises at least one of gate-source voltage (V GS ), drain-source voltage (V DS ) and drain-source current (I DS ) data, and wherein the one or more regions of error are defined from a derivative of I Ds with respect to V Gs at device ON and OFF states;

modifying the model with the data of the one or more regions of error of the circuit design from the error tables; and

using the modified model to simulate the circuit design, wherein at least one of the steps is carried out using a computer device.

2. The method of claim 1 , further comprising the step of:

obtaining data related to the circuit design.

3. The method of claim 1 , wherein the model is a physics-based model.

4. The method of claim 1 , wherein the model is a simulation program with integrated circuit emphasis (SPICE) model.

5. The method of claim 1 , further comprising the step of:

using the model to predict attributes of the circuit design.

6. The method of claim 5 , wherein the attributes of the circuit design comprise one or more of performance, stability and power.

7. The method of claim 5 , further comprising the step of:

comparing the model predictions with the data in the error tables.

8. The method of claim 1 , further comprising the step of:

identifying the one or more regions of the circuit design for which the error tables are created.

9. The method of claim 1 , further comprising the step of:

creating error tables relating to one or more regions of the circuit design that correspond to regions of error in the model.

10. The method of claim 1 , wherein not all regions of the circuit design are the regions of error.

11. A non-transitory article of manufacture for electronic circuit design simulation, comprising a machine-readable medium containing one or more programs which when executed implement the steps of:

creating a model of the circuit design;

creating error tables containing physics-based numerical solver-simulated data based on physical drift-diffusion or hydrodynamic transports of one or more regions of error of the circuit design, wherein the physics-based numerical solver-simulated data comprises at least one of gate-source voltage (V GS ), drain-source voltage (V DS ) and drain-source current (I DS ) data, and wherein the one or more regions of error are defined from a derivative of I DS with respect to V GS at device ON and OFF states;

modifying the model with the data of the one or more regions of error of the circuit design from the error tables; and

using the modified model to simulate the circuit design.

12. The article of manufacture of claim 11 , wherein the one or more programs which when executed further implement the step of:

obtaining data related to the circuit design.

13. The article of manufacture of claim 11 , wherein the one or more programs which when executed further implement the step of:

using the model to predict attributes of the circuit design.

14. The article of manufacture of claim 13 , wherein the one or more programs which when executed further implement the step of:

comparing the model predictions with the data in the error tables.

15. An apparatus for electronic circuit design simulation, the apparatus comprising:

a memory; and

at least one processor device, coupled to the memory, operative to:

create a model of the circuit design;

create error tables containing physics-based numerical solver-simulated data based on physical drift-diffusion or hydrodynamic transports of one or more regions of error of the circuit design, wherein the physics-based numerical solver-simulated data comprises at least one of gate-source voltage (V GS ), drain-source voltage (V DS ) and drain-source current (I DS ) data, and wherein the one or more regions of error are defined from a derivative of I DS with respect to V GS at device ON and OFF states;

modify the model with the data of the one or more regions of error of the circuit design from the error tables; and

use the modified model to simulate the circuit design.

16. The apparatus of claim 15 , wherein the at least one processor device is further operative to:

obtain data related to the circuit design.

17. The apparatus of claim 15 , wherein the at least one processor device is further operative to:

use the model to predict attributes of the circuit design.

18. The apparatus of claim 17 , wherein the at least one processor device is further operative to:

compare the model predictions with the data in the error tables.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2010
From: JOSHI, RAJIV V.; KANJ, ROUWAIDA N.; KIM, KEUNWOO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 023887/0181 →
Continuity (1)
Related Publication 20110191091A1 · Aug 4, 2011