IP Library Granted Patent US 8,581,828
Granted Patent B2
US 8,581,828 · App. 12/772,067 · Granted Nov 12, 2013

Load-aware compensation in light-emitting-diode backlight illumination systems

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,581,828
App. No.
12/772,067
Granted
Nov 12, 2013
Kind
B2
Abstract

System(s) and method(s) are provided for power management in an electronic display via compensation of a power source of a light-emitting-diode (LED) backlighting system. A compensation feedback loop includes a load-aware controller that receives the load condition from a dimming controller and supplies a control signal to the power source. An efficiency regulator functionally connected the backlight circuitry closes the compensation feedback loop and provides an input signal to the load-aware controller. The dimming controller implements phase-shifted pulse-modulation dimming, which based on duty cycle can establish a dimming equilibrium with two load conditions. The load aware controller includes a set of compensation blocks arranged in parallel, with a single compensation block connected to the input signal and that provides the control signal. A selector component in the load aware controller determines a compensation block to be connected to the compensation feedback loop based on the received load condition.

Claims (48)

1. A liquid crystal display, comprising:

backlight circuitry comprising a set of light emitting diodes (LEDs), wherein the set of LEDs are arranged in a plurality of strings of one or more LEDs;

a controller that receives a load metric that establishes load of the backlight circuitry, that receives an error value as an input, and that supplies a control signal value based on the load metric and also based on the error value, the controller comprising a plurality of compensation blocks, wherein a compensation block configures the control signal value;

power supply circuitry that receives the control signal value and regulates a voltage supplied to the backlight circuitry;

an efficiency regulator coupled to the backlight circuitry for monitoring one or more string voltages of one or more strings of the plurality of strings to determine a reference value based on the one or more string voltages; and

an error circuit that generates the error value as a difference between the reference value and a voltage value of the voltage supplied to the backlight circuitry.

2. The liquid crystal display of claim 1 , wherein the controller includes a selector component that switches from a first compensation block to a second compensation block based on the load metric so that the second compensation block receives the error value from the error circuit and supplies the control signal value based on the load metric and the error value to the power supply circuitry.

3. The liquid crystal display of claim 1 , wherein the load metric is determined in part by a pulse-width modulation (PWM) dimming profile of power applied to the backlight circuitry.

4. The liquid crystal display of claim 3 , further comprising:

a dimming component that applies the PWM dimming profile of power through application of phase-shifted PWM power to the plurality of strings of one or more LEDs.

5. The liquid crystal display of claim 4 , wherein the dimming component supplies the load metric.

6. The liquid crystal display of claim 3 , wherein the load metric is determined by the product of a duty cycle of the PWM dimming profile and a number of strings of one or more LEDs in the plurality of strings of one or more LEDs.

7. The liquid crystal display of claim 1 ,

wherein the compensation blocks are implemented as filters, each filter having a gain response different from other gain responses of other filters; and

wherein at least one compensation block in the plurality of compensation blocks is digital and implemented as a digital filter with at least one pole.

8. The liquid crystal display of claim 7 , wherein at least one memory register stores a control signal value for the at least one compensation block that is digital.

9. The liquid crystal display of claim 7 , wherein the digital filter is a one-zero, one-pole filter.

10. The liquid crystal display of claim 1 , wherein at least one compensation block in the plurality of compensation blocks is an analog element that includes a resistor, a capacitor, and an inductor.

11. The liquid crystal display of claim 2 , wherein the plurality of compensation blocks comprises two compensation blocks and the load metric adopts two values in equilibrium state, the selector component connects the first of the two compensation blocks to a compensation feedback circuit for the first of the two values of the load metric and the second of the two compensation blocks for the second of the two values of the load metric.

12. A method, comprising:

acquiring a load metric that conveys load of backlight circuitry in a liquid crystal display, wherein the backlight circuitry comprises a set of light emitting diodes (LEDs) arranged in a plurality of strings of one or more LEDs;

acquiring an error value generated as a difference between a reference value and a voltage value of a voltage applied to the backlight circuitry, wherein an efficiency regulator coupled to the backlight circuitry for monitoring one or more string voltages of one or more strings of the plurality of strings to determine the reference value based on the one or more string voltages;

supplying a control signal value based at least on the load metric and the error value; and

collecting the control signal value and regulating the voltage applied to the backlight circuitry.

13. The method of claim 12 , wherein the supplying includes:

disconnecting a first compensation block in a compensation feedback circuit in a backlighting system that includes the backlight circuitry; and

connecting a second compensation block to the compensation feedback circuit;

wherein the first compensation block has a first filter gain response, and

wherein the second compensation block has a second filter gain response different from the first filter gain response.

14. The method of claim 12 , wherein the supplying includes:

comparing a first load metric with a second load metric; and

if the first load metric is different from the second load metric:

selecting a first compensation block for connecting to a compensation feedback loop in a backlighting system that includes the backlight circuitry;

disconnecting a second compensation block that closes the compensation feedback circuit in the backlighting system; and

connecting the first compensation block to the compensation feedback circuit in the backlighting system.

15. The method of claim 12 , the acquiring includes:

configuring circuitry to deliver the load metric based at least on at least one of a load change, a change on a pulse-width modulation dimming profile, a schedule, or a predetermined period; and

receiving the load metric according at least in part to a configuration of the circuitry.

16. The method of claim 12 , further comprising:

generating the load metric, wherein the load metric is based at least on a pulse-width modulation (PMW) dimming profile; and

supplying the load metric.

17. An apparatus, comprising:

a plurality of compensation blocks, wherein a least one compensation block in the plurality of compensation blocks receives an input signal, the input signal generated as a difference between a reference value and a second value, and outputs a control signal; and

a selector component that acquires a value of load in light-emitting-diode (LED)-based backlight circuitry and, based on the value of the load, (i) selects a first compensation block in the plurality of compensation blocks, (ii) disconnects a second compensation block in the plurality of compensation blocks from a compensation feedback circuit, and (ii) connects the first compensation block to the compensation feedback circuit, the first compensation block outputs a control signal based on the value of the load,

wherein the LED-based backlight circuitry comprises a set of LEDs arranged in a plurality of strings of one or more LEDs, and wherein an efficiency regulator coupled to the LED-based backlight circuitry for monitoring one or more string voltages of one or more strings of the plurality of strings to determine the reference value based on the one or more string voltages.

18. The apparatus of claim 17 , wherein the value of the load is dictated at least in part by a phase-shifted pulse-width modulation (PWM) power waveform applied to the LED-based backlight circuitry.

19. The apparatus of claim 17 , wherein the plurality of compensation blocks are implemented as filters, each filter having a gain response different from other gain responses of other filters, and the plurality of compensation blocks includes a digital compensation block, an analog compensation block, or a combination thereof.

20. The liquid crystal display of claim 1 , wherein the voltage supplied to the backlight circuitry is regulated based on the reference value so that the voltage maintains the one or more string voltages of the one or more strings of the plurality of strings above a minimum voltage that ensures operation of respective constant current driver circuits coupled to the one or more strings, and wherein the efficiency regulator is coupled to the respective constant current driver circuits to monitor the one or more string voltages of the one or more strings.

Assignments (20)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038376/0001 →
PATENT SECURITY AGREEMENT Recorded Jan 3, 2014
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT
Reel/Frame 031912/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2011
From: MSILICA INCORPORATED
To: ATMEL CORPORATION
Reel/Frame 026128/0680 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 13, 2011
From: YANG, ZHIYU; VI, KIEN; S, DILIP; DHAYAGUDE, TUSHAR
To: MSILICA INCORPORATED
Reel/Frame 026123/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2010
From: MSILICA INCORPORATED
To: ATMEL CORPORATION
Reel/Frame 025383/0625 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2010
From: YANG, ZHIYU; VI, KIEN; S, DILIP; DHAYAGUDE, TUSHAR
To: MSILICA, INCORPORATED
Reel/Frame 024778/0604 →