IP Library Granted Patent US 8,039,275
Granted Patent B1
US 8,039,275 · App. 12/792,629 · Granted Oct 18, 2011

Integrated circuit packaging system with rounded interconnect and method of manufacture thereof

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,039,275
App. No.
12/792,629
Granted
Oct 18, 2011
Kind
B1
Abstract

A method of manufacture of an integrated circuit packaging system includes: forming a rounded interconnect on a package carrier having an integrated circuit attached thereto; placing a mold chase having a protrusion over the rounded interconnect; forming an encapsulation over the package carrier, the encapsulation having a recess under the protrusion; removing the mold chase to expose the encapsulation; and removing the encapsulation under the recess for exposing the rounded interconnect.

Claims (23)

1. A method of manufacture of an integrated circuit packaging system comprising:

forming a rounded interconnect on a package carrier having an integrated circuit attached thereto;

placing a mold chase having a protrusion over the rounded interconnect;

forming an encapsulation over the package carrier, the encapsulation having a recess under the protrusion;

removing the mold chase to expose the encapsulation; and

removing the encapsulation under the recess for exposing the rounded interconnect.

2. The method as claimed in claim 1 wherein removing the encapsulation includes ablating the encapsulation under the recess.

3. The method as claimed in claim 1 wherein removing the encapsulation includes removing the encapsulation under the recess leaving the encapsulation having an opening exposing the rounded interconnect.

4. The method as claimed in claim 1 wherein removing the encapsulation includes removing the encapsulation under the recess leaving the encapsulation having a top surface, an opening sidewall, and an opening bounded thereby, the opening sidewall at an obtuse angle relative to the top surface and the opening exposing the rounded interconnect.

5. The method as claimed in claim 1 wherein:

removing the encapsulation includes removing the encapsulation under the recess leaving the encapsulation having an opening sidewall; and

further comprising:

forming a stacking joint having a lower portion in contact with the opening sidewall.

6. A method of manufacture of an integrated circuit packaging system comprising:

forming a rounded interconnect on a package carrier having an integrated circuit attached thereto;

placing a mold chase having a protrusion over the rounded interconnect;

forming an encapsulation over the package carrier, the encapsulation having a recess under the protrusion, the encapsulation having a top surface above the rounded interconnect;

removing the mold chase to expose the encapsulation; and

removing the encapsulation under the recess for exposing the rounded interconnect.

7. The method as claimed in claim 6 wherein removing the encapsulation includes ablating the encapsulation under the recess, the encapsulation having a laser-ablated mark.

8. The method as claimed in claim 6 wherein forming the encapsulation includes forming the encapsulation over the package carrier, the encapsulation having the top surface above the rounded interconnect, the top surface having a characteristic of being formed with the mold chase.

9. The method as claimed in claim 6 wherein forming the rounded interconnect includes forming a conductive bump on the package carrier.

10. The method as claimed in claim 6 wherein forming the rounded interconnect includes forming the rounded interconnect on a substrate having the integrated circuit attached thereto.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0272. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0730 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0272 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2010
From: BAE, JOHYUN; CHOI, DAESIK; CHO, SUNGWON
To: STATS CHIPPAC LTD.
Reel/Frame 024540/0141 →