IP Library Granted Patent US 8,633,062
Granted Patent B2
US 8,633,062 · App. 12/823,079 · Granted Jan 21, 2014

Integrated circuit package system with integral inner lead and paddle and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,633,062
App. No.
12/823,079
Granted
Jan 21, 2014
Kind
B2
Abstract

A method of manufacture of an integrated circuit package system includes: forming a paddle, an outer lead, and an inner lead between the paddle and the outer lead; forming a non-vertical paddle edge of the paddle and a non-vertical lead edge of the inner lead facing the non-vertical paddle edge; and encapsulating an integrated circuit die over the paddle.

Claims (44)

1. A method of manufacture of an integrated circuit package system comprising:

forming a paddle, an outer lead, and an inner lead between the paddle and the outer lead, the inner lead having a vertical lead edge extended from a non-exposed side to an exposed side and facing the outer lead;

forming a non-vertical paddle edge of the paddle and a non-vertical lead edge of the inner lead facing the non-vertical paddle edge, with the non-vertical edge lead extended from the exposed side to the non-exposed side, having a separation between the inner lead and the paddle with the separation greater at the non-exposed side than at the exposed side;

encapsulating an integrated circuit die over the paddle with the encapsulation over the inner lead and exposing the exposed side; and

attaching an external interconnect connected with the inner lead and the outer lead.

2. The method as claimed in claim 1 further comprising forming a middle lead between the inner lead and the outer lead.

3. The method as claimed in claim 1 wherein:

forming the paddle, the outer lead, and the inner lead includes:

forming the inner lead integral with the paddle;

forming the non-vertical paddle edge of the paddle and the non-vertical lead edge of the inner lead also includes:

forming an inner lead protrusion in the inner lead; and

removing the inner lead protrusion for forming the paddle having the non-vertical paddle edge and the inner lead having the non-vertical lead edge.

4. The method as claimed in claim 1 further comprising forming a middle lead integral with the paddle between the inner lead and the outer lead.

5. A method of manufacture of an integrated circuit package system comprising:

forming a paddle, an outer lead, and an inner lead integral with the paddle, the inner lead having a vertical lead edge extended from a non-exposed side to an exposed side and facing the outer lead;

forming an inner lead protrusion in the inner lead integral with the paddle;

removing the inner lead protrusion for forming the paddle having a non-vertical paddle edge and the inner lead having a non-vertical lead edge facing the non-vertical paddle edge, with the non-vertical lead edge extended from the exposed side to the non-exposed side, having a separation between the inner lead and the paddle with the separation greater at the non-exposed side than at the exposed side;

encapsulating an integrated circuit die over the paddle with the encapsulation over the inner lead and exposing the exposed side; and

attaching an external interconnect connected with the inner lead and the outer lead.

6. The method as claimed in claim 5 wherein removing the inner lead protrusion includes grinding the inner lead protrusion for separating the inner lead and the paddle.

7. The method as claimed in claim 5 wherein removing the inner lead protrusion includes lasing the inner lead protrusion for separating the inner lead and the paddle.

8. The method as claimed in claim 5 wherein removing the inner lead protrusion includes etching the inner lead protrusion for separating the inner lead and the paddle.

9. The method as claimed in claim 5 wherein the encapsulating includes encapsulating partially the inner lead and the outer lead.

10. An integrated circuit package system comprising:

a paddle having a non-vertical paddle edge;

an outer lead;

an inner lead having a non-vertical lead edge extended from an exposed side to a non-exposed side, between the paddle and the outer lead with the non-vertical lead edge facing the non-vertical paddle edge, and a separation between the inner lead and the paddle with the separation greater at the non-exposed side than at the exposed side, and a vertical lead edge extended from the non-exposed side to the exposed side and facing the outer lead;

an integrated circuit die over the paddle;

an encapsulation over the integrated circuit die and the inner lead with the encapsulation exposing the exposed side; and

an external interconnect connected with the inner lead and the outer lead.

11. The system as claimed in claim 10 further comprising a middle lead between the inner lead and the outer lead.

12. The system as claimed in claim 10 wherein the non-vertical lead edge and the non-vertical paddle edge are characterized in being formed from removal of an inner lead protrusion in the inner lead integral with the paddle to form the non-vertical lead edge facing the non-vertical paddle edge.

13. The system as claimed in claim 10 further comprising a middle lead integral with the paddle between the inner lead and the outer lead.

14. An integrated circuit package system comprising:

a paddle, with a non-vertical paddle edge;

an outer lead having an outer lead edge facing away from the paddle;

an inner lead characterized in being formed from removal of a portion of the inner and a non-vertical lead edge on the inner lead extended from an exposed side to a non-exposed side, having a separation between the inner lead and the paddle with the separation greater at the non-exposed side than at the exposed side, and a vertical lead edge lead extended from the non-exposed side to the exposed side and facing the outer lead;

an integrated circuit die over the paddle;

an encapsulation over the integrated circuit die and the inner lead with the encapsulation exposing the exposed side; and

an external interconnect connected with the inner lead and the outer lead.

15. The system as claimed in claim 14 wherein the inner lead is characterized in being formed from grinding removal of a portion of the inner lead.

16. The system as claimed in claim 14 wherein the inner lead is characterized in being formed from lasing removal of a portion of the inner lead.

17. The system as claimed in claim 14 wherein the inner lead is characterized in being formed from etching removal of a portion of the inner lead.

18. The system as claimed in claim 14 further comprising a first middle lead and a second middle lead between the inner lead and the outer lead.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0219 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →